On Fri, 2018-07-20 at 09:12 +0100, Jon Hunter wrote:
> On 20/07/18 08:52, Marcel Ziswiler wrote:
> > From: Marcel Ziswiler <marcel.ziswi...@toradex.com>
> > 
> > This fixes a spelling mistake.
> > 
> > Signed-off-by: Marcel Ziswiler <marcel.ziswi...@toradex.com>
> > 
> > ---
> > 
> >  Documentation/devicetree/bindings/pinctrl/nvidia,tegra124-
> > pinmux.txt | 2 +-
> >  1 file changed, 1 insertion(+), 1 deletion(-)
> > 
> > diff --git
> > a/Documentation/devicetree/bindings/pinctrl/nvidia,tegra124-
> > pinmux.txt
> > b/Documentation/devicetree/bindings/pinctrl/nvidia,tegra124-
> > pinmux.txt
> > index ecb5c0d25218..f4d06bb0b55a 100644
> > --- a/Documentation/devicetree/bindings/pinctrl/nvidia,tegra124-
> > pinmux.txt
> > +++ b/Documentation/devicetree/bindings/pinctrl/nvidia,tegra124-
> > pinmux.txt
> > @@ -17,7 +17,7 @@ Tegra124 adds the following optional properties
> > for pin configuration subnodes.
> >  The macros for options are defined in the
> >     include/dt-binding/pinctrl/pinctrl-tegra.h.
> >  - nvidia,enable-input: Integer. Enable the pin's input path.
> > -           enable :TEGRA_PIN_ENABLE0 and
> > +           enable :TEGRA_PIN_ENABLE and
> >             disable or output only: TEGRA_PIN_DISABLE.
> >  - nvidia,open-drain: Integer.
> >             enable: TEGRA_PIN_ENABLE.
> 
> Thanks for fixing! Can you also fix up the one in nvidia,tegra210-
> pinmux.txt as well?

Sure, that reminds me to always grep through the whole tree for such
curiosities (;-p).

I just sent out a v2.

> Cheers!
> Jon

Reply via email to