> Expose AVX512DQ, AVX512BW, AVX512VL feature to guest.
> Its spec can be found at:
> https://software.intel.com/sites/default/files/managed/b4/3a/319433-024.pdf
> 
> Signed-off-by: Luwei Kang <luwei.k...@intel.com>
> ---
>  arch/x86/kvm/cpuid.c | 3 ++-
>  1 file changed, 2 insertions(+), 1 deletion(-)
> 
> diff --git a/arch/x86/kvm/cpuid.c b/arch/x86/kvm/cpuid.c index 
> 7597b42..a2d007c 100644
> --- a/arch/x86/kvm/cpuid.c
> +++ b/arch/x86/kvm/cpuid.c
> @@ -366,7 +366,8 @@ static inline int __do_cpuid_ent(struct kvm_cpuid_entry2 
> *entry, u32 function,
>               F(FSGSBASE) | F(BMI1) | F(HLE) | F(AVX2) | F(SMEP) |
>               F(BMI2) | F(ERMS) | f_invpcid | F(RTM) | f_mpx | F(RDSEED) |
>               F(ADX) | F(SMAP) | F(AVX512F) | F(AVX512PF) | F(AVX512ER) |
> -             F(AVX512CD) | F(CLFLUSHOPT) | F(CLWB) | F(PCOMMIT);
> +             F(AVX512CD) | F(CLFLUSHOPT) | F(CLWB) | F(PCOMMIT) |
> +             F(AVX512DQ) | F(AVX512BW) | F(AVX512VL);
> 

Hi Paolo,
    What is your opinion?

>       /* cpuid 0xD.1.eax */
>       const u32 kvm_cpuid_D_1_eax_x86_features =
> --
> 2.7.4

Reply via email to