On Tue, 29 Oct 2024, ira.we...@intel.com wrote:

+/* See CXL 3.1 Table 8-164 get dynamic capacity config Output Payload */
+struct cxl_mbox_get_dc_config_out {
+       u8 avail_region_count;
+       u8 regions_returned;
+       u8 rsvd[6];
+       /* See CXL 3.1 Table 8-165 */
+       struct cxl_dc_region_config {
+               __le64 region_base;
+               __le64 region_decode_length;
+               __le64 region_length;
+               __le64 region_block_size;
+               __le32 region_dsmad_handle;
+               u8 flags;
+               u8 rsvd[3];
+       } __packed region[] __counted_by(regions_retunred);
+       /* Trailing fields unused */
+} __packed;
+#define CXL_DYNAMIC_CAPACITY_SANITIZE_ON_RELEASE_FLAG BIT(0)

Fan, is this something qemu wants to support?

Reply via email to