The DDRPERFM is the DDR Performance Monitor embedded
in STM32MP1 SOC.

Signed-off-by: Gerald Baeza <gerald.ba...@st.com>
---
 arch/arm/boot/dts/stm32mp157c.dtsi | 9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/arch/arm/boot/dts/stm32mp157c.dtsi 
b/arch/arm/boot/dts/stm32mp157c.dtsi
index 2afeee6..7dad246 100644
--- a/arch/arm/boot/dts/stm32mp157c.dtsi
+++ b/arch/arm/boot/dts/stm32mp157c.dtsi
@@ -1198,6 +1198,15 @@
                        };
                };
 
+               ddrperfm: perf@5a007000 {
+                       compatible = "st,stm32-ddr-pmu";
+                       reg = <0x5a007000 0x400>;
+                       clocks = <&rcc DDRPERFM>, <&rcc PLL2_R>;
+                       clock-names = "bus", "ddr";
+                       resets = <&rcc DDRPERFM_R>;
+                       status = "okay";
+               };
+
                usart1: serial@5c000000 {
                        compatible = "st,stm32h7-uart";
                        reg = <0x5c000000 0x400>;
-- 
2.7.4

Reply via email to