On 06/28/2011 08:34 PM, Hans-Peter Diettrich wrote:
Another aspect seems to be the synchronization of *all* data, in *all*
caches. Is this correct, or do I expect too much?
Not necessary (e.g.) on detecting that a cache line resides in multiple
caches doing an immediate write back and invalidating for all other
caches a cache line that is written to in one cache would forces a
synchronization without too much overhead. AFAIK certain processors
provide a dedicated fast inter-cache bus for such operations.
I suppose how exactly this is done depends on the CPU manufacturer.
-Michael
--
_______________________________________________
Lazarus mailing list
[email protected]
http://lists.lazarus.freepascal.org/mailman/listinfo/lazarus
