On Fri, 2015-09-04 at 09:59 -0700, Jesse Barnes wrote:
> +
> + ret = handle_mm_fault(mm, vma, address,
> + desc.wr_req ? FAULT_FLAG_WRITE : 0);
> + if (ret & VM_FAULT_ERROR) {
> + gpu_mm_segv(tsk, address, SEGV_ACCERR); /* ? */
> + goto out_unlock;
> + }
> +Hm, do you need to force the SEGV there, in what ought to be generic IOMMU code? Can you instead just let the fault handler return an appropriate failure code to the IOMMU request queue and then deal with the resulting error on the i915 device side? That way, you should hopefully get to gracefully cope with reporting errors for a specific *context*, rather than killing the whole process. -- David Woodhouse Open Source Technology Centre david.woodho...@intel.com Intel Corporation
smime.p7s
Description: S/MIME cryptographic signature
_______________________________________________ Intel-gfx mailing list Intel-gfx@lists.freedesktop.org http://lists.freedesktop.org/mailman/listinfo/intel-gfx
