If we need to change the fb height constraints, it sounds like a good
idea to have to do it in one place only.

Signed-off-by: Damien Lespiau <damien.lesp...@intel.com>
---
 drivers/gpu/drm/i915/intel_display.c | 19 +++++++++++--------
 drivers/gpu/drm/i915/intel_drv.h     |  2 ++
 drivers/gpu/drm/i915/intel_fbdev.c   |  3 ++-
 3 files changed, 15 insertions(+), 9 deletions(-)

diff --git a/drivers/gpu/drm/i915/intel_display.c 
b/drivers/gpu/drm/i915/intel_display.c
index f5c4d18..1ff7402 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -2188,11 +2188,12 @@ static bool need_vtd_wa(struct drm_device *dev)
        return false;
 }
 
-static int intel_align_height(struct drm_device *dev, int height, bool tiled)
+int
+intel_fb_align_height(struct drm_device *dev, int height, unsigned int tiling)
 {
        int tile_height;
 
-       tile_height = tiled ? (IS_GEN2(dev) ? 16 : 8) : 1;
+       tile_height = tiling ? (IS_GEN2(dev) ? 16 : 8) : 1;
        return ALIGN(height, tile_height);
 }
 
@@ -6585,8 +6586,9 @@ static void i9xx_get_plane_config(struct intel_crtc *crtc,
        val = I915_READ(DSPSTRIDE(pipe));
        crtc->base.primary->fb->pitches[0] = val & 0xffffffc0;
 
-       aligned_height = intel_align_height(dev, crtc->base.primary->fb->height,
-                                           plane_config->tiling);
+       aligned_height = intel_fb_align_height(dev,
+                                              crtc->base.primary->fb->height,
+                                              plane_config->tiling);
 
        plane_config->size = PAGE_ALIGN(crtc->base.primary->fb->pitches[0] *
                                        aligned_height);
@@ -7636,8 +7638,9 @@ static void ironlake_get_plane_config(struct intel_crtc 
*crtc,
        val = I915_READ(DSPSTRIDE(pipe));
        crtc->base.primary->fb->pitches[0] = val & 0xffffffc0;
 
-       aligned_height = intel_align_height(dev, crtc->base.primary->fb->height,
-                                           plane_config->tiling);
+       aligned_height = intel_fb_align_height(dev,
+                                              crtc->base.primary->fb->height,
+                                              plane_config->tiling);
 
        plane_config->size = PAGE_ALIGN(crtc->base.primary->fb->pitches[0] *
                                        aligned_height);
@@ -12599,8 +12602,8 @@ static int intel_framebuffer_init(struct drm_device 
*dev,
        if (mode_cmd->offsets[0] != 0)
                return -EINVAL;
 
-       aligned_height = intel_align_height(dev, mode_cmd->height,
-                                           obj->tiling_mode);
+       aligned_height = intel_fb_align_height(dev, mode_cmd->height,
+                                              obj->tiling_mode);
        /* FIXME drm helper for size checks (especially planar formats)? */
        if (obj->base.size < aligned_height * mode_cmd->pitches[0])
                return -EINVAL;
diff --git a/drivers/gpu/drm/i915/intel_drv.h b/drivers/gpu/drm/i915/intel_drv.h
index 2ff94d3..f7a2906 100644
--- a/drivers/gpu/drm/i915/intel_drv.h
+++ b/drivers/gpu/drm/i915/intel_drv.h
@@ -896,6 +896,8 @@ void intel_frontbuffer_flip(struct drm_device *dev,
        intel_frontbuffer_flush(dev, frontbuffer_bits);
 }
 
+int intel_fb_align_height(struct drm_device *dev, int height,
+                         unsigned int tiling);
 void intel_fb_obj_flush(struct drm_i915_gem_object *obj, bool retire);
 
 
diff --git a/drivers/gpu/drm/i915/intel_fbdev.c 
b/drivers/gpu/drm/i915/intel_fbdev.c
index 4ee6d85..1202f42 100644
--- a/drivers/gpu/drm/i915/intel_fbdev.c
+++ b/drivers/gpu/drm/i915/intel_fbdev.c
@@ -593,7 +593,8 @@ static bool intel_fbdev_init_bios(struct drm_device *dev,
                }
 
                cur_size = intel_crtc->config.adjusted_mode.crtc_vdisplay;
-               cur_size = ALIGN(cur_size, plane_config->tiling ? (IS_GEN2(dev) 
? 16 : 8) : 1);
+               cur_size = intel_fb_align_height(dev, cur_size,
+                                                plane_config->tiling);
                cur_size *= fb->base.pitches[0];
                DRM_DEBUG_KMS("pipe %c area: %dx%d, bpp: %d, size: %d\n",
                              pipe_name(intel_crtc->pipe),
-- 
1.8.3.1

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to