From: Haridhar Kalvala <haridhar.kalv...@intel.com>

Workaround implementation to clear RDOP clock gating.

Bspec: 33453

Signed-off-by: Haridhar Kalvala <haridhar.kalv...@intel.com>
Signed-off-by: Radhakrishna Sripada <radhakrishna.srip...@intel.com>
---
 drivers/gpu/drm/i915/gt/intel_workarounds.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/drivers/gpu/drm/i915/gt/intel_workarounds.c 
b/drivers/gpu/drm/i915/gt/intel_workarounds.c
index b925ef47304b..312eb8b5f949 100644
--- a/drivers/gpu/drm/i915/gt/intel_workarounds.c
+++ b/drivers/gpu/drm/i915/gt/intel_workarounds.c
@@ -1703,6 +1703,9 @@ xelpg_gt_workarounds_init(struct intel_gt *gt, struct 
i915_wa_list *wal)
                /* Wa_18018781329 */
                wa_mcr_write_or(wal, RENDER_MOD_CTRL, FORCE_MISS_FTLB);
                wa_mcr_write_or(wal, COMP_MOD_CTRL, FORCE_MISS_FTLB);
+
+               /* Wa_14015795083 */
+               wa_write_clr(wal, GEN7_MISCCPCTL, 
GEN12_DOP_CLOCK_GATE_RENDER_ENABLE);
        }
 
        /*
-- 
2.34.1

Reply via email to