From: Clint Taylor <clinton.a.tay...@intel.com>
Use MCHBAR Gear_type information to compute memory bandwidth available
during MCHBAR calculations.
Cc: Swati Sharma <swati2.sha...@intel.com>
Cc: Swati Sharma <swati2.sha...@intel.com>
Cc: Ville Syrjälä <ville.syrj...@linux.intel.com>
Signed-off-by: Clint Taylor <clinton.a.tay...@intel.com>
---
drivers/gpu/drm/i915/display/intel_bw.c | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/drivers/gpu/drm/i915/display/intel_bw.c
b/drivers/gpu/drm/i915/display/intel_bw.c
index 5244ae77226d..37fef3b5cb58 100644
--- a/drivers/gpu/drm/i915/display/intel_bw.c
+++ b/drivers/gpu/drm/i915/display/intel_bw.c
@@ -108,6 +108,9 @@ static int icl_pcode_read_mem_global_info(struct
drm_i915_private *dev_priv,
#define DG1_DRAM_T_RP_MASK (0x7F << 0)
#define DG1_DRAM_T_RP_SHIFT 0
+#define ICL_GEAR_TYPE_MASK (0x01 << 16)
+#define ICL_GEAR_TYPE_SHIFT 16
+
static int dg1_mchbar_read_qgv_point_info(struct drm_i915_private *dev_priv,
struct intel_qgv_point *sp,
int point)
@@ -122,6 +125,11 @@ static int dg1_mchbar_read_qgv_point_info(struct
drm_i915_private *dev_priv,
else
dclk_reference = 8; /* 8 * 16.666 MHz = 133 MHz */
sp->dclk = dclk_ratio * dclk_reference;
+
+ val = I915_READ(SKL_MC_BIOS_DATA_0_0_0_MCHBAR_PCU);
+ if ((val & ICL_GEAR_TYPE_MASK) >> ICL_GEAR_TYPE_SHIFT)
+ sp->dclk *= 2;
+
if (sp->dclk == 0)
return -EINVAL;
--
2.26.2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx
