Jesse mentioned that we had reports of flickering due to switching
clocks for powersaving and that would be a useful task to be run at
vblank.
<Find some testers>
Signed-off-by: Chris Wilson <ch...@chris-wilson.co.uk>
---
drivers/gpu/drm/i915/intel_display.c | 96 +++++++++++++++++++++---------------
1 file changed, 55 insertions(+), 41 deletions(-)
diff --git a/drivers/gpu/drm/i915/intel_display.c
b/drivers/gpu/drm/i915/intel_display.c
index 279474a..68e8b62 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -43,6 +43,7 @@
bool intel_pipe_has_type(struct drm_crtc *crtc, int type);
static void intel_increase_pllclock(struct drm_crtc *crtc);
+static void intel_crtc_restore_pllclock(struct drm_crtc *crtc);
static void intel_crtc_update_cursor(struct drm_crtc *crtc, bool on);
static void __intel_crtc_load_lut(struct intel_crtc *crtc, void *data);
@@ -2169,7 +2170,8 @@ intel_pipe_set_base_atomic(struct drm_crtc *crtc, struct
drm_framebuffer *fb,
if (dev_priv->display.disable_fbc)
dev_priv->display.disable_fbc(dev);
- intel_increase_pllclock(crtc);
+
+ intel_crtc_restore_pllclock(crtc);
return dev_priv->display.update_plane(crtc, fb, x, y);
}
@@ -7184,71 +7186,85 @@ struct drm_display_mode *intel_crtc_mode_get(struct
drm_device *dev,
return mode;
}
-static void intel_increase_pllclock(struct drm_crtc *crtc)
+static void __gmch_crtc_increase_pllclock(struct intel_crtc *crtc,
+ void *data)
{
- struct drm_device *dev = crtc->dev;
- drm_i915_private_t *dev_priv = dev->dev_private;
- struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
- int pipe = intel_crtc->pipe;
- int dpll_reg = DPLL(pipe);
+ drm_i915_private_t *dev_priv = crtc->base.dev->dev_private;
+ int dpll_reg = DPLL(crtc->pipe);
int dpll;
- if (HAS_PCH_SPLIT(dev))
- return;
-
- if (!dev_priv->lvds_downclock_avail)
- return;
-
dpll = I915_READ(dpll_reg);
- if (!HAS_PIPE_CXSR(dev) && (dpll & DISPLAY_RATE_SELECT_FPA1)) {
+ if (dpll & DISPLAY_RATE_SELECT_FPA1) {
DRM_DEBUG_DRIVER("upclocking LVDS\n");
- assert_panel_unlocked(dev_priv, pipe);
+ assert_panel_unlocked(dev_priv, crtc->pipe);
+ I915_WRITE(dpll_reg, dpll & ~DISPLAY_RATE_SELECT_FPA1);
+ }
+}
- dpll &= ~DISPLAY_RATE_SELECT_FPA1;
- I915_WRITE(dpll_reg, dpll);
- intel_wait_for_vblank(dev, pipe);
+static void intel_crtc_restore_pllclock(struct drm_crtc *crtc)
+{
+ struct drm_device *dev = crtc->dev;
+ drm_i915_private_t *dev_priv = dev->dev_private;
+ int reg;
- dpll = I915_READ(dpll_reg);
- if (dpll & DISPLAY_RATE_SELECT_FPA1)
- DRM_DEBUG_DRIVER("failed to upclock LVDS!\n");
- }
+ if (HAS_PCH_SPLIT(dev) || HAS_PIPE_CXSR(dev))
+ return;
+
+ reg = DPLL(to_intel_crtc(crtc)->pipe);
+ I915_WRITE(reg, I915_READ(reg) & ~DISPLAY_RATE_SELECT_FPA1);
}
-static void intel_decrease_pllclock(struct drm_crtc *crtc)
+static void intel_increase_pllclock(struct drm_crtc *crtc)
{
struct drm_device *dev = crtc->dev;
drm_i915_private_t *dev_priv = dev->dev_private;
struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
- if (HAS_PCH_SPLIT(dev))
+ if (HAS_PCH_SPLIT(dev) || HAS_PIPE_CXSR(dev))
return;
if (!dev_priv->lvds_downclock_avail)
return;
+ if (intel_crtc_add_vblank_task(intel_crtc, true,
+ __gmch_crtc_increase_pllclock,
+ NULL))
+ __gmch_crtc_increase_pllclock(intel_crtc, NULL);
+}
+
+static void __gmch_crtc_decrease_pllclock(struct intel_crtc *crtc,
+ void *data)
+{
+ drm_i915_private_t *dev_priv = crtc->base.dev->dev_private;
+ int dpll_reg = DPLL(crtc->pipe);
+
/*
* Since this is called by a timer, we should never get here in
* the manual case.
*/
- if (!HAS_PIPE_CXSR(dev) && intel_crtc->lowfreq_avail) {
- int pipe = intel_crtc->pipe;
- int dpll_reg = DPLL(pipe);
- int dpll;
+ DRM_DEBUG_DRIVER("downclocking LVDS\n");
- DRM_DEBUG_DRIVER("downclocking LVDS\n");
+ assert_panel_unlocked(dev_priv, crtc->pipe);
+ I915_WRITE(dpll_reg, I915_READ(dpll_reg) | DISPLAY_RATE_SELECT_FPA1);
+}
- assert_panel_unlocked(dev_priv, pipe);
+static void intel_decrease_pllclock(struct drm_crtc *crtc)
+{
+ struct drm_device *dev = crtc->dev;
+ drm_i915_private_t *dev_priv = dev->dev_private;
+ struct intel_crtc *intel_crtc = to_intel_crtc(crtc);
- dpll = I915_READ(dpll_reg);
- dpll |= DISPLAY_RATE_SELECT_FPA1;
- I915_WRITE(dpll_reg, dpll);
- intel_wait_for_vblank(dev, pipe);
- dpll = I915_READ(dpll_reg);
- if (!(dpll & DISPLAY_RATE_SELECT_FPA1))
- DRM_DEBUG_DRIVER("failed to downclock LVDS!\n");
- }
+ if (HAS_PCH_SPLIT(dev) || HAS_PIPE_CXSR(dev))
+ return;
+ if (!dev_priv->lvds_downclock_avail || !intel_crtc->lowfreq_avail)
+ return;
+
+ if (intel_crtc_add_vblank_task(intel_crtc, true,
+ __gmch_crtc_decrease_pllclock,
+ NULL))
+ __gmch_crtc_decrease_pllclock(intel_crtc, NULL);
}
void intel_mark_busy(struct drm_device *dev)
@@ -10393,7 +10409,6 @@ void intel_modeset_cleanup(struct drm_device *dev)
{
struct drm_i915_private *dev_priv = dev->dev_private;
struct drm_crtc *crtc;
- struct intel_crtc *intel_crtc;
/*
* Interrupts and polling as the first thing to avoid creating havoc.
@@ -10422,8 +10437,7 @@ void intel_modeset_cleanup(struct drm_device *dev)
if (!crtc->fb)
continue;
- intel_crtc = to_intel_crtc(crtc);
- intel_increase_pllclock(crtc);
+ intel_crtc_restore_pllclock(crtc);
}
intel_disable_fbc(dev);
--
1.8.3.2
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx
