== Series Details ==

Series: SAGV support for Gen12+ (rev13)
URL   : https://patchwork.freedesktop.org/series/75129/
State : warning

== Summary ==

$ dim checkpatch origin/drm-tip
f121c205f975 drm/i915: Start passing latency as parameter
2cb942fadfcf drm/i915: Eliminate magic numbers "0" and "1" from color plane
9fd3eb581b6a drm/i915: Introduce skl_plane_wm_level accessor.
32a8f02d9693 drm/i915: Add intel_atomic_get_bw_*_state helpers
b7d98af9e158 drm/i915: Extract gen specific functions from intel_can_enable_sagv
b493687dd5af drm/i915: Add proper SAGV support for TGL+
-:512: WARNING:LONG_LINE: line over 100 characters
#512: FILE: drivers/gpu/drm/i915/intel_pm.c:5838:
+                                   plane->base.base.id, plane->base.name, 
old_wm->sagv_wm0.min_ddb_alloc,

total: 0 errors, 1 warnings, 0 checks, 358 lines checked
22bc551a31f5 drm/i915: Added required new PCode commands
86922c9a6deb drm/i915: Rename bw_state to new_bw_state
24c7d7d3c6b3 drm/i915: Restrict qgv points which don't have enough bandwidth.
893ba5a63c98 drm/i915: Enable SAGV support for Gen12

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to