On Tiger Lake we do not support source keying in the pixel formats P010,
P012, P016.

v2: Move WA to end of function. Create helper function for format
check. Less verbose debugging messaging.

v3: whitespace

Bspec: 52890
Cc: Matt Roper <matthew.d.ro...@intel.com>
Cc: Manasi Navare <manasi.d.nav...@intel.com>
CC: Ville Syrjälä <ville.syrj...@intel.com>
Signed-off-by: Matt Atwood <matthew.s.atw...@intel.com>
---
 drivers/gpu/drm/i915/display/intel_sprite.c | 22 +++++++++++++++++++++
 1 file changed, 22 insertions(+)

diff --git a/drivers/gpu/drm/i915/display/intel_sprite.c 
b/drivers/gpu/drm/i915/display/intel_sprite.c
index 2f277d1fc6f1..71ff9849b5c0 100644
--- a/drivers/gpu/drm/i915/display/intel_sprite.c
+++ b/drivers/gpu/drm/i915/display/intel_sprite.c
@@ -2070,6 +2070,18 @@ vlv_sprite_check(struct intel_crtc_state *crtc_state,
        return 0;
 }
 
+static bool intel_format_is_p01x(int format)
+{
+       switch (format) {
+       case DRM_FORMAT_P010:
+       case DRM_FORMAT_P012:
+       case DRM_FORMAT_P016:
+               return true;
+       default:
+               return false;
+       }
+}
+
 static int skl_plane_check_fb(const struct intel_crtc_state *crtc_state,
                              const struct intel_plane_state *plane_state)
 {
@@ -2143,6 +2155,16 @@ static int skl_plane_check_fb(const struct 
intel_crtc_state *crtc_state,
                return -EINVAL;
        }
 
+       /* Wa_1606054188:tgl
+        *
+        * TODO: Add format RGB64i when implemented.
+        *
+        */
+       if (IS_GEN(dev_priv, 12) &&
+          plane_state->ckey.flags & I915_SET_COLORKEY_SOURCE &&
+          intel_format_is_p01x(fb->format->format))
+               DRM_DEBUG_KMS("Source color keying not supported with P01x 
formats\n");
+
        return 0;
 }
 
-- 
2.21.1

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to