Since this is run in the compute config stage we need to check
the new_ pointers, not the current modeset layout. Also there
was a little logic bug in properly skipping connectors. This has
been broken when moving the pipe bpp selection in

commit 4e53c2e010e531b4a014692199e978482d471c7e
Author: Daniel Vetter <daniel.vet...@ffwll.ch>
Date:   Wed Mar 27 00:44:58 2013 +0100

    drm/i915: precompute pipe bpp before touching the hw

To avoid too much casting switch from drm_ to intel_ types.

Also add a bit of debug output to help reconstructing what's going
on.

Signed-off-by: Daniel Vetter <daniel.vet...@ffwll.ch>
---
 drivers/gpu/drm/i915/intel_display.c | 28 +++++++++++++++++-----------
 1 file changed, 17 insertions(+), 11 deletions(-)

diff --git a/drivers/gpu/drm/i915/intel_display.c 
b/drivers/gpu/drm/i915/intel_display.c
index f410ede..3f24d7f 100644
--- a/drivers/gpu/drm/i915/intel_display.c
+++ b/drivers/gpu/drm/i915/intel_display.c
@@ -7568,12 +7568,12 @@ static void intel_modeset_commit_output_state(struct 
drm_device *dev)
 }
 
 static int
-pipe_config_set_bpp(struct drm_crtc *crtc,
+pipe_config_set_bpp(struct intel_crtc *crtc,
                    struct drm_framebuffer *fb,
                    struct intel_crtc_config *pipe_config)
 {
-       struct drm_device *dev = crtc->dev;
-       struct drm_connector *connector;
+       struct drm_device *dev = crtc->base.dev;
+       struct intel_connector *connector;
        int bpp;
 
        switch (fb->pixel_format) {
@@ -7616,20 +7616,25 @@ pipe_config_set_bpp(struct drm_crtc *crtc,
 
        /* Clamp display bpp to EDID value */
        list_for_each_entry(connector, &dev->mode_config.connector_list,
-                           head) {
-               if (connector->encoder && connector->encoder->crtc != crtc)
+                           base.head) {
+               if (!connector->new_encoder ||
+                   connector->new_encoder->new_crtc != crtc)
                        continue;
 
+               DRM_DEBUG_KMS("[CONNECTOR:%d:%s] checking for sink bpp 
constrains\n",
+                       connector->base.base.id,
+                       drm_get_connector_name(&connector->base));
+
                /* Don't use an invalid EDID bpc value */
-               if (connector->display_info.bpc &&
-                   connector->display_info.bpc * 3 < bpp) {
+               if (connector->base.display_info.bpc &&
+                   connector->base.display_info.bpc * 3 < bpp) {
                        DRM_DEBUG_KMS("clamping display bpp (was %d) to EDID 
reported max of %d\n",
-                                     bpp, connector->display_info.bpc*3);
-                       pipe_config->pipe_bpp = connector->display_info.bpc*3;
+                                     bpp, connector->base.display_info.bpc*3);
+                       pipe_config->pipe_bpp = 
connector->base.display_info.bpc*3;
                }
 
                /* Clamp bpp to 8 on screens without EDID 1.4 */
-               if (connector->display_info.bpc == 0 && bpp > 24) {
+               if (connector->base.display_info.bpc == 0 && bpp > 24) {
                        DRM_DEBUG_KMS("clamping display bpp (was %d) to default 
limit of 24\n",
                                      bpp);
                        pipe_config->pipe_bpp = 24;
@@ -7714,7 +7719,8 @@ intel_modeset_pipe_config(struct drm_crtc *crtc,
        pipe_config->cpu_transcoder = to_intel_crtc(crtc)->pipe;
        pipe_config->shared_dpll = DPLL_ID_PRIVATE;
 
-       plane_bpp = pipe_config_set_bpp(crtc, fb, pipe_config);
+       plane_bpp = pipe_config_set_bpp(to_intel_crtc(crtc),
+                                       fb, pipe_config);
        if (plane_bpp < 0)
                goto fail;
 
-- 
1.7.11.7

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to