DRRS and PSR can't be enable together, so giving preference to PSR
as it allows more power-savings by complete shutting down display,
so to guarantee this, it should compute DRRS state after compute PSR.

Cc: Dhinakaran Pandiyan <dhinakaran.pandi...@intel.com>
Cc: Maarten Lankhorst <maarten.lankho...@linux.intel.com>
Signed-off-by: José Roberto de Souza <jose.so...@intel.com>
---
 drivers/gpu/drm/i915/display/intel_dp.c | 53 +++++++++++++++----------
 1 file changed, 33 insertions(+), 20 deletions(-)

diff --git a/drivers/gpu/drm/i915/display/intel_dp.c 
b/drivers/gpu/drm/i915/display/intel_dp.c
index 0eb5d66f87a7..7fa702eafff0 100644
--- a/drivers/gpu/drm/i915/display/intel_dp.c
+++ b/drivers/gpu/drm/i915/display/intel_dp.c
@@ -2141,6 +2141,36 @@ bool intel_dp_limited_color_range(const struct 
intel_crtc_state *crtc_state,
        }
 }
 
+static void
+intel_dp_drrs_compute_config(struct intel_dp *intel_dp,
+                            struct intel_crtc_state *pipe_config,
+                            int output_bpp, bool constant_n)
+{
+       struct intel_connector *intel_connector = intel_dp->attached_connector;
+       struct drm_i915_private *dev_priv = dp_to_i915(intel_dp);
+
+       /*
+        * DRRS and PSR can't be enable together, so giving preference to PSR
+        * as it allows more power-savings by complete shutting down display,
+        * so to guarantee this, intel_dp_drrs_compute_config() must be called
+        * after intel_psr_compute_config().
+        */
+       if (pipe_config->has_psr)
+               return;
+
+       if (dev_priv->drrs.type != SEAMLESS_DRRS_SUPPORT)
+               return;
+
+       if (!intel_connector->panel.downclock_mode)
+               return;
+
+       pipe_config->has_drrs = true;
+       intel_link_compute_m_n(output_bpp, pipe_config->lane_count,
+                              intel_connector->panel.downclock_mode->clock,
+                              pipe_config->port_clock, &pipe_config->dp_m2_n2,
+                              constant_n);
+}
+
 int
 intel_dp_compute_config(struct intel_encoder *encoder,
                        struct intel_crtc_state *pipe_config,
@@ -2172,7 +2202,6 @@ intel_dp_compute_config(struct intel_encoder *encoder,
        if (ret)
                return ret;
 
-       pipe_config->has_drrs = false;
        if (IS_G4X(dev_priv) || port == PORT_A)
                pipe_config->has_audio = false;
        else if (intel_conn_state->force_audio == HDMI_AUDIO_AUTO)
@@ -2227,21 +2256,12 @@ intel_dp_compute_config(struct intel_encoder *encoder,
                               &pipe_config->dp_m_n,
                               constant_n);
 
-       if (intel_connector->panel.downclock_mode != NULL &&
-               dev_priv->drrs.type == SEAMLESS_DRRS_SUPPORT) {
-                       pipe_config->has_drrs = true;
-                       intel_link_compute_m_n(output_bpp,
-                                              pipe_config->lane_count,
-                                              
intel_connector->panel.downclock_mode->clock,
-                                              pipe_config->port_clock,
-                                              &pipe_config->dp_m2_n2,
-                                              constant_n);
-       }
-
        if (!HAS_DDI(dev_priv))
                intel_dp_set_clock(encoder, pipe_config);
 
        intel_psr_compute_config(intel_dp, pipe_config);
+       intel_dp_drrs_compute_config(intel_dp, pipe_config, output_bpp,
+                                    constant_n);
 
        return 0;
 }
@@ -6724,15 +6744,8 @@ void intel_edp_drrs_enable(struct intel_dp *intel_dp,
 {
        struct drm_i915_private *dev_priv = dp_to_i915(intel_dp);
 
-       if (!crtc_state->has_drrs) {
-               DRM_DEBUG_KMS("Panel doesn't support DRRS\n");
+       if (!crtc_state->has_drrs)
                return;
-       }
-
-       if (dev_priv->psr.enabled) {
-               DRM_DEBUG_KMS("PSR enabled. Not enabling DRRS.\n");
-               return;
-       }
 
        mutex_lock(&dev_priv->drrs.mutex);
        if (dev_priv->drrs.dp) {
-- 
2.22.0

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to