On Wed, Mar 06, 2013 at 08:03:09PM -0300, Paulo Zanoni wrote:
> From: Paulo Zanoni <paulo.r.zan...@intel.com>
> 
> Our mode set sequence documentation says audio must be disabled before
> the backlight.
> 
> Signed-off-by: Paulo Zanoni <paulo.r.zan...@intel.com>

At least what I see it says, Audio must be disabled, "first." So I'd
recommend modifying the commit message to not mention backlight
specifically

Reviewed-by: Ben Widawsky <b...@bwidawsk.net>

> ---
>  drivers/gpu/drm/i915/intel_ddi.c |   12 ++++++------
>  1 file changed, 6 insertions(+), 6 deletions(-)
> 
> diff --git a/drivers/gpu/drm/i915/intel_ddi.c 
> b/drivers/gpu/drm/i915/intel_ddi.c
> index cd2f519..c4c0e7e 100644
> --- a/drivers/gpu/drm/i915/intel_ddi.c
> +++ b/drivers/gpu/drm/i915/intel_ddi.c
> @@ -1341,18 +1341,18 @@ static void intel_disable_ddi(struct intel_encoder 
> *intel_encoder)
>       struct drm_i915_private *dev_priv = dev->dev_private;
>       uint32_t tmp;
>  
> -     if (type == INTEL_OUTPUT_EDP) {
> -             struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
> -
> -             ironlake_edp_backlight_off(intel_dp);
> -     }
> -
>       if (intel_crtc->eld_vld) {
>               tmp = I915_READ(HSW_AUD_PIN_ELD_CP_VLD);
>               tmp &= ~((AUDIO_OUTPUT_ENABLE_A | AUDIO_ELD_VALID_A) <<
>                        (pipe * 4));
>               I915_WRITE(HSW_AUD_PIN_ELD_CP_VLD, tmp);
>       }
> +
> +     if (type == INTEL_OUTPUT_EDP) {
> +             struct intel_dp *intel_dp = enc_to_intel_dp(encoder);
> +
> +             ironlake_edp_backlight_off(intel_dp);
> +     }
>  }
>  
>  int intel_ddi_get_cdclk_freq(struct drm_i915_private *dev_priv)
> -- 
> 1.7.10.4
> 
> _______________________________________________
> Intel-gfx mailing list
> Intel-gfx@lists.freedesktop.org
> http://lists.freedesktop.org/mailman/listinfo/intel-gfx

-- 
Ben Widawsky, Intel Open Source Technology Center
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
http://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to