Em Sex, 2017-12-22 às 15:18 -0800, Rodrigo Vivi escreveu:
> On CNP Pin 3 is for misc of Port F usage depending on the
> configuration. For CNL that uses Port F, pin 3 is the one.
> 
> v2: Make it more generic and update commit message.

Reviewed-by: Paulo Zanoni <paulo.r.zan...@intel.com>

> 
> Cc: Anusha Srivatsa <anusha.sriva...@intel.com>
> Cc: Lucas De Marchi <lucas.demar...@intel.com>
> Cc: Manasi Navare <manasi.d.nav...@intel.com>
> Signed-off-by: Rodrigo Vivi <rodrigo.v...@intel.com>
> ---
>  drivers/gpu/drm/i915/intel_hdmi.c | 3 +++
>  1 file changed, 3 insertions(+)
> 
> diff --git a/drivers/gpu/drm/i915/intel_hdmi.c
> b/drivers/gpu/drm/i915/intel_hdmi.c
> index bced7b954d93..6f460c4534fa 100644
> --- a/drivers/gpu/drm/i915/intel_hdmi.c
> +++ b/drivers/gpu/drm/i915/intel_hdmi.c
> @@ -1924,6 +1924,9 @@ static u8 cnp_port_to_ddc_pin(struct
> drm_i915_private *dev_priv,
>       case PORT_D:
>               ddc_pin = GMBUS_PIN_4_CNP;
>               break;
> +     case PORT_F:
> +             ddc_pin = GMBUS_PIN_3_BXT;
> +             break;
>       default:
>               MISSING_CASE(port);
>               ddc_pin = GMBUS_PIN_1_BXT;
_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to