For Cannonlake the number of scalers for each pipe is 2. Let's increase
the number of scalers for pipe C.

Signed-off-by: Mika Kahola <mika.kah...@intel.com>
---
 drivers/gpu/drm/i915/intel_device_info.c | 5 ++++-
 1 file changed, 4 insertions(+), 1 deletion(-)

diff --git a/drivers/gpu/drm/i915/intel_device_info.c 
b/drivers/gpu/drm/i915/intel_device_info.c
index 875d428..b2ab6cb 100644
--- a/drivers/gpu/drm/i915/intel_device_info.c
+++ b/drivers/gpu/drm/i915/intel_device_info.c
@@ -347,7 +347,10 @@ void intel_device_info_runtime_init(struct 
drm_i915_private *dev_priv)
        struct intel_device_info *info = mkwrite_device_info(dev_priv);
        enum pipe pipe;
 
-       if (INTEL_GEN(dev_priv) >= 9) {
+       if (IS_CANNONLAKE(dev_priv)) {
+               for_each_pipe(dev_priv, pipe)
+                       info->num_scalers[pipe] = 2;
+       } else if (INTEL_GEN(dev_priv) >= 9) {
                info->num_scalers[PIPE_A] = 2;
                info->num_scalers[PIPE_B] = 2;
                info->num_scalers[PIPE_C] = 1;
-- 
2.7.4

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to