We check already for power wells that are unexpectedly on (or forced on)
during power well disabling. Those checks also account for other
power well requesters like KVMR or DEBUG. As such this check is
redundant, let's remove it to simplify things.

Signed-off-by: Imre Deak <imre.d...@intel.com>
---
 drivers/gpu/drm/i915/intel_runtime_pm.c | 7 +------
 1 file changed, 1 insertion(+), 6 deletions(-)

diff --git a/drivers/gpu/drm/i915/intel_runtime_pm.c 
b/drivers/gpu/drm/i915/intel_runtime_pm.c
index 0f3eb42..85c592d 100644
--- a/drivers/gpu/drm/i915/intel_runtime_pm.c
+++ b/drivers/gpu/drm/i915/intel_runtime_pm.c
@@ -852,13 +852,8 @@ static void skl_set_power_well(struct drm_i915_private 
*dev_priv,
                skl_power_well_pre_disable(dev_priv, power_well);
 
        if (enable) {
-               if (!enable_requested) {
-                       WARN((tmp & state_mask) &&
-                               !I915_READ(HSW_PWR_WELL_BIOS),
-                               "Invalid for power well status to be enabled, 
unless done by the BIOS, \
-                               when request is to disable!\n");
+               if (!enable_requested)
                        I915_WRITE(HSW_PWR_WELL_DRIVER, tmp | req_mask);
-               }
 
                if (!is_enabled) {
                        DRM_DEBUG_KMS("Enabling %s\n", power_well->name);
-- 
2.7.4

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to