Quoting [email protected] (2017-06-22 12:55:52)
> From: Ville Syrjälä <[email protected]>
> 
> Move i8xx_handle_vblank() and i915_handle_vblank() to an earlier
> location so that we can later collect all the PIPESTAT irq handling
> code next to the VLV/CHV PIPESTAT handling code.
> 
> While at it s/u32 iir/u16 iir/ for i8xx_handle_vblank() since the
> IIR register is only 16 bits on gen2.
> 
> Signed-off-by: Ville Syrjälä <[email protected]>
Reviewed-by: Chris Wilson <[email protected]>
-Chris
_______________________________________________
Intel-gfx mailing list
[email protected]
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to