We are going to need it for future platforms.

Cc: Joonas Lahtinen <joonas.lahti...@linux.intel.com>
Signed-off-by: Oscar Mateo <oscar.ma...@intel.com>
Reviewed-by: Daniele Ceraolo Spurio <daniele.ceraolospu...@intel.com>
---
 drivers/gpu/drm/i915/i915_guc_submission.c |  4 ++--
 drivers/gpu/drm/i915/intel_guc_fwif.h      | 15 ++++++++-------
 2 files changed, 10 insertions(+), 9 deletions(-)

diff --git a/drivers/gpu/drm/i915/i915_guc_submission.c 
b/drivers/gpu/drm/i915/i915_guc_submission.c
index 735dcba..3d78a6b 100644
--- a/drivers/gpu/drm/i915/i915_guc_submission.c
+++ b/drivers/gpu/drm/i915/i915_guc_submission.c
@@ -1050,11 +1050,11 @@ static int guc_ads_create(struct intel_guc *guc)
 
        /* MMIO reg state */
        for_each_engine(engine, dev_priv, id) {
-               blob->reg_state.mmio_white_list[engine->guc_id].mmio_start =
+               blob->reg_state.white_list[engine->guc_id].mmio_start =
                        engine->mmio_base + GUC_MMIO_WHITE_LIST_START;
 
                /* Nothing to be saved or restored for now. */
-               blob->reg_state.mmio_white_list[engine->guc_id].count = 0;
+               blob->reg_state.white_list[engine->guc_id].count = 0;
        }
 
        /*
diff --git a/drivers/gpu/drm/i915/intel_guc_fwif.h 
b/drivers/gpu/drm/i915/intel_guc_fwif.h
index 18131b7..cb36cbf 100644
--- a/drivers/gpu/drm/i915/intel_guc_fwif.h
+++ b/drivers/gpu/drm/i915/intel_guc_fwif.h
@@ -409,16 +409,17 @@ struct guc_mmio_regset {
        u32 number_of_registers;
 } __packed;
 
+/* MMIO registers that are set as non privileged */
+struct mmio_white_list {
+       u32 mmio_start;
+       u32 offsets[GUC_MMIO_WHITE_LIST_MAX];
+       u32 count;
+} __packed;
+
 struct guc_mmio_reg_state {
        struct guc_mmio_regset global_reg;
        struct guc_mmio_regset engine_reg[GUC_MAX_ENGINES_NUM];
-
-       /* MMIO registers that are set as non privileged */
-       struct __packed {
-               u32 mmio_start;
-               u32 offsets[GUC_MMIO_WHITE_LIST_MAX];
-               u32 count;
-       } mmio_white_list[GUC_MAX_ENGINES_NUM];
+       struct mmio_white_list white_list[GUC_MAX_ENGINES_NUM];
 } __packed;
 
 /* GuC Additional Data Struct */
-- 
1.9.1

_______________________________________________
Intel-gfx mailing list
Intel-gfx@lists.freedesktop.org
https://lists.freedesktop.org/mailman/listinfo/intel-gfx

Reply via email to