Hi, IPR is Interrupt Priority Register in ARM.
I looked it up, But Instructions used to access the IPR can vary depending on the specific implementation of the processor and the Interrupt Controller being used. So, I think that why the Instructions classified as ‘IprAccess’ is not implemented in advance? Thanks Haseung
_______________________________________________ gem5-users mailing list -- gem5-users@gem5.org To unsubscribe send an email to gem5-users-le...@gem5.org
