Hi all, I'm using a custom I/O device in a X86 system that listens to a pre-determined address (in SE mode). I see the first read reaching the I/O device, the next write not, and subsequent reads also not. Are I/O devices cached by default? Can this cache be disabled or certain addresses exempted? Thank you, George M
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
