Hi all Why do we have tablewalker cache ? >From the description " X86: *Add* *L1* *caches* for the *TLB* *walkers*. Small *L1* *caches* are connected to the *TLB* *walkers* when *caches *are used. This allows them to participate in the coherence protocol properly."
Does this means , by using pagewalker cache TLBs can communicate with caches in coherence protocol ? Thanks in advance
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
