Is there a way to use gem5 without micro-operations in simple cpu model? I am using gem5 for tracing purposes . These traces are then fed to another simulator which has its own micro-arch implementation. So, I am looking for a gem5 simulation mode which is micro-arch neutral and produces ISA instruction trace.
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
