I have a very basic question, Is width defined in terms of No. of Instructions always? For instance let's say I want to simulate an x86 pipeline with issue width of 8 simple uops/cycle. Should I set issue width as 8 or 4 (fused uops/instructions ) ?
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
