Hi, My question is how to model a multi-port DRAM controller using SimpleDRAM? Let's say a DRAM controller is connected to two buses. In this case, the DRAM controller should have two ports, each connected to a bus.
Thanks, Amin
_______________________________________________ gem5-users mailing list gem5-users@gem5.org http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
