Hello,
I know that the classic memory system implements a non-blocking cache. If I want to simulate a cache that doens't allow outstanding cache miss, can I achieve this by just specifying some parameters? I find that we may not be able to simply let the number of entries of MSHR queue be 0. Thanks! Best regards Fangfei
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
