Hi there,
Is the performance monitor extension implemented in gem5?
I get an undef exception when I try to access the performance counter
control register like this
__asm volatile ("mcr p15, 0, %0, c9, c12, 0\t\n" :: "r"(val));
This happens in user-mode but I did set user-mode access enable bit in
privileged mode. (which goes through, so I guess there must be something
implemented)
Best,
Samuel
_______________________________________________
gem5-users mailing list
gem5-users@gem5.org
http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
