Hi Andreas, Thanks for your suggestion. I am wondering if it is possible to move this process earlier. For example, for loads or stores incurring TLB misses, is that possible to delay the page walk process? or, are the effects to delay it before the page walk or after the page walk the same?
Thanks very much, Jiachen Xue On Sun, Jun 10, 2012 at 4:57 PM, Andreas Hansson <[email protected]>wrote: > Hi Jiachen, > > I would suggest taking e.g. the communication monitor and changing it to > have a QueuedMasterPort instead of the current MasterPort. You can then > insert this block between the CPU and L1 or L1 and L2 (or where ever you > choose) and tune the forwarding latency for what ever you want :) > > It requires a bit of code modification, the introduction of a new module > etc, but it is all relatively simple changes if you are used to C++. > > Andreas > > -- > Sincerely, > Jiachen Xue > >
_______________________________________________ gem5-users mailing list [email protected] http://m5sim.org/cgi-bin/mailman/listinfo/gem5-users
