Gabe Black has uploaded this change for review. ( https://gem5-review.googlesource.com/c/public/gem5/+/39659 )

Change subject: cpu: Style fixes in cpu/exec_context.hh and thread_context.hh.
......................................................................

cpu: Style fixes in cpu/exec_context.hh and thread_context.hh.

Change-Id: I2eb82cc6f6ba29c1df74e53b78b57c1a65577837
---
M src/cpu/exec_context.hh
M src/cpu/thread_context.hh
2 files changed, 19 insertions(+), 22 deletions(-)



diff --git a/src/cpu/exec_context.hh b/src/cpu/exec_context.hh
index c0b8dcd..7730f4b 100644
--- a/src/cpu/exec_context.hh
+++ b/src/cpu/exec_context.hh
@@ -106,11 +106,11 @@
     /** @{ */
     /** Reads source vector register operand. */
     virtual const TheISA::VecRegContainer&
-    readVecRegOperand(const StaticInst *si, int idx) const = 0;
+        readVecRegOperand(const StaticInst *si, int idx) const = 0;

     /** Gets destination vector register operand for modification. */
     virtual TheISA::VecRegContainer&
-    getWritableVecRegOperand(const StaticInst *si, int idx) = 0;
+        getWritableVecRegOperand(const StaticInst *si, int idx) = 0;

     /** Sets a destination vector register operand to a value. */
     virtual void
@@ -122,19 +122,19 @@
     /** @{ */
     /** Reads source vector 8bit operand. */
     virtual ConstVecLane8
-    readVec8BitLaneOperand(const StaticInst *si, int idx) const = 0;
+        readVec8BitLaneOperand(const StaticInst *si, int idx) const = 0;

     /** Reads source vector 16bit operand. */
     virtual ConstVecLane16
-    readVec16BitLaneOperand(const StaticInst *si, int idx) const = 0;
+        readVec16BitLaneOperand(const StaticInst *si, int idx) const = 0;

     /** Reads source vector 32bit operand. */
     virtual ConstVecLane32
-    readVec32BitLaneOperand(const StaticInst *si, int idx) const = 0;
+        readVec32BitLaneOperand(const StaticInst *si, int idx) const = 0;

     /** Reads source vector 64bit operand. */
     virtual ConstVecLane64
-    readVec64BitLaneOperand(const StaticInst *si, int idx) const = 0;
+        readVec64BitLaneOperand(const StaticInst *si, int idx) const = 0;

     /** Write a lane of the destination vector operand. */
     /** @{ */
@@ -225,9 +225,9 @@
      * mode need not override (though in that case this function
      * should never be called).
      */
-    virtual Fault readMem(Addr addr, uint8_t *data, unsigned int size,
-            Request::Flags flags,
-            const std::vector<bool>& byte_enable)
+    virtual Fault
+    readMem(Addr addr, uint8_t *data, unsigned int size,
+            Request::Flags flags, const std::vector<bool>& byte_enable)
     {
         panic("ExecContext::readMem() should be overridden\n");
     }
@@ -239,9 +239,9 @@
      * mode need not override (though in that case this function
      * should never be called).
      */
-    virtual Fault initiateMemRead(Addr addr, unsigned int size,
-            Request::Flags flags,
-            const std::vector<bool>& byte_enable)
+    virtual Fault
+    initiateMemRead(Addr addr, unsigned int size,
+            Request::Flags flags, const std::vector<bool>& byte_enable)
     {
         panic("ExecContext::initiateMemRead() should be overridden\n");
     }
@@ -263,9 +263,9 @@
      * For atomic-mode contexts, perform an atomic AMO (a.k.a., Atomic
      * Read-Modify-Write Memory Operation)
      */
-    virtual Fault amoMem(Addr addr, uint8_t *data, unsigned int size,
-                         Request::Flags flags,
-                         AtomicOpFunctorPtr amo_op)
+    virtual Fault
+    amoMem(Addr addr, uint8_t *data, unsigned int size,
+            Request::Flags flags, AtomicOpFunctorPtr amo_op)
     {
         panic("ExecContext::amoMem() should be overridden\n");
     }
@@ -274,9 +274,9 @@
      * For timing-mode contexts, initiate an atomic AMO (atomic
      * read-modify-write memory operation)
      */
-    virtual Fault initiateMemAMO(Addr addr, unsigned int size,
-                                 Request::Flags flags,
-                                 AtomicOpFunctorPtr amo_op)
+    virtual Fault
+    initiateMemAMO(Addr addr, unsigned int size, Request::Flags flags,
+            AtomicOpFunctorPtr amo_op)
     {
         panic("ExecContext::initiateMemAMO() should be overridden\n");
     }
diff --git a/src/cpu/thread_context.hh b/src/cpu/thread_context.hh
index 772a780..d0033a0 100644
--- a/src/cpu/thread_context.hh
+++ b/src/cpu/thread_context.hh
@@ -94,10 +94,7 @@

     bool getUseForClone() { return useForClone; }

-    void setUseForClone(bool newUseForClone)
-    {
-        useForClone = newUseForClone;
-    }
+ void setUseForClone(bool newUseForClone) { useForClone = newUseForClone; }

     enum Status
     {

--
To view, visit https://gem5-review.googlesource.com/c/public/gem5/+/39659
To unsubscribe, or for help writing mail filters, visit https://gem5-review.googlesource.com/settings

Gerrit-Project: public/gem5
Gerrit-Branch: develop
Gerrit-Change-Id: I2eb82cc6f6ba29c1df74e53b78b57c1a65577837
Gerrit-Change-Number: 39659
Gerrit-PatchSet: 1
Gerrit-Owner: Gabe Black <gabe.bl...@gmail.com>
Gerrit-MessageType: newchange
_______________________________________________
gem5-dev mailing list -- gem5-dev@gem5.org
To unsubscribe send an email to gem5-dev-le...@gem5.org
%(web_page_url)slistinfo%(cgiext)s/%(_internal_name)s

Reply via email to