https://gcc.gnu.org/g:304b6464e0ba3536e986f3464dfb4bcfcbefa294

commit r15-1847-g304b6464e0ba3536e986f3464dfb4bcfcbefa294
Author: GCC Administrator <gccadmin@gcc.gnu.org>
Date:   Fri Jul 5 00:17:25 2024 +0000

    Daily bump.

Diff:
---
 gcc/ChangeLog           | 48 ++++++++++++++++++++++++++++++++++
 gcc/DATESTAMP           |  2 +-
 gcc/analyzer/ChangeLog  | 25 ++++++++++++++++++
 gcc/cp/ChangeLog        | 13 ++++++++++
 gcc/testsuite/ChangeLog | 68 +++++++++++++++++++++++++++++++++++++++++++++++++
 libstdc++-v3/ChangeLog  |  5 ++++
 6 files changed, 160 insertions(+), 1 deletion(-)

diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 6ea3039e1fb..b36d3df7e14 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,51 @@
+2024-07-04  Siarhei Volkau  <lis8...@gmail.com>
+
+       * config/arm/arm.cc (thumb_load_double_from_address): Emit ldmia
+       when address reg rewritten by load.
+       * config/arm/thumb1.md (peephole2 to rewrite DI/DF load): New.
+       (peephole2 to rewrite DI/DF store): New.
+       * config/arm/iterators.md (DIDF): New.
+
+2024-07-04  Alfie Richards  <alfie.richa...@arm.com>
+
+       PR target/114890
+       * config/aarch64/aarch64-simd.md: Remove bigendian operand swap.
+
+2024-07-04  Richard Biener  <rguent...@suse.de>
+
+       PR middle-end/115426
+       * gimplify.cc (gimplify_asm_expr): Handle "rm" output
+       constraint gimplified to a register (operation).
+
+2024-07-04  Roger Sayle  <ro...@nextmovesoftware.com>
+
+       * config/i386/i386.md (bswaphisi2_lowpart peephole2): New
+       peephole2 variant to eliminate register shuffling.
+
+2024-07-04  Jeff Law  <j...@ventanamicro.com>
+
+       * config/rx/rx.cc (rx_expand_prologue): Mark the copy from FP to SP
+       as frame related.
+       (rx_expand_epilogue): Mark the stack pointer adjustment as frame
+       related.
+
+2024-07-04  Hongyu Wang  <hongyu.w...@intel.com>
+
+       * config/i386/i386.cc (ix86_expand_prologue): Set apx_ppx_used
+       flag in m.fs with TARGET_APX_PPX && !crtl->calls_eh_return.
+       (ix86_emit_save_regs): Emit ppx is available only when
+       TARGET_APX_PPX && !crtl->calls_eh_return.
+       (ix86_expand_epilogue): Don't restore reg using mov when
+       apx_ppx_used flag is true.
+       * config/i386/i386.h (struct machine_frame_state):
+       Add apx_ppx_used flag.
+
+2024-07-04  Hu, Lin1  <lin1...@intel.com>
+
+       PR tree-optimization/115753
+       * tree-vect-stmts.cc (supportable_indirect_convert_operation): Add
+       TYPE_CODE check before SSA_NAME_RANGE_INFO.
+
 2024-07-03  Jeff Law  <j...@ventanamicro.com>
 
        * reorg.cc (relax_delay_slots): Do not optimize a conditional
diff --git a/gcc/DATESTAMP b/gcc/DATESTAMP
index efaf824b8cd..90cf77743f7 100644
--- a/gcc/DATESTAMP
+++ b/gcc/DATESTAMP
@@ -1 +1 @@
-20240704
+20240705
diff --git a/gcc/analyzer/ChangeLog b/gcc/analyzer/ChangeLog
index c9e10c484e6..93f5a49b0bb 100644
--- a/gcc/analyzer/ChangeLog
+++ b/gcc/analyzer/ChangeLog
@@ -1,3 +1,28 @@
+2024-07-04  David Malcolm  <dmalc...@redhat.com>
+
+       * diagnostic-manager.cc
+       (diagnostic_manager::add_events_for_eedge): Pass sm_ctxt by
+       reference.
+       * engine.cc (impl_region_model_context::on_condition): Likewise.
+       (impl_region_model_context::on_bounded_ranges): Likewise.
+       (impl_region_model_context::on_phi): Likewise.
+       (exploded_node::on_stmt): Likewise.
+       * sm-fd.cc: Update all uses of sm_context * to sm_context &.
+       * sm-file.cc: Likewise.
+       * sm-malloc.cc: Likewise.
+       * sm-pattern-test.cc: Likewise.
+       * sm-sensitive.cc: Likewise.
+       * sm-signal.cc: Likewise.
+       * sm-taint.cc: Likewise.
+       * sm.h: Likewise.
+       * varargs.cc: Likewise.
+
+2024-07-04  David Malcolm  <dmalc...@redhat.com>
+
+       PR analyzer/115724
+       * kf.cc (register_known_functions): Add __error_alias and
+       __error_at_line_alias.
+
 2024-06-18  David Malcolm  <dmalc...@redhat.com>
 
        * checker-event.h (checker_event::fndecl): Drop "final" and
diff --git a/gcc/cp/ChangeLog b/gcc/cp/ChangeLog
index 0e5f4a48f1b..14aa4b39717 100644
--- a/gcc/cp/ChangeLog
+++ b/gcc/cp/ChangeLog
@@ -1,3 +1,16 @@
+2024-07-04  Tamar Christina  <tamar.christ...@arm.com>
+
+       PR c++/115623
+       * semantics.cc (finish_for_cond): Add check for C++ cond.
+
+2024-07-04  Jason Merrill  <ja...@redhat.com>
+
+       * error.cc (dump_decl) [OVERLOAD]: Recurse on single case.
+
+2024-07-04  Jason Merrill  <ja...@redhat.com>
+
+       * pt.cc (ctad_template_p): Return false for trait names.
+
 2024-07-02  Jakub Jelinek  <ja...@redhat.com>
            Jason Merrill  <ja...@redhat.com>
 
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index febb5244eea..f06b253de8a 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,71 @@
+2024-07-04  David Malcolm  <dmalc...@redhat.com>
+
+       * gcc.dg/plugin/analyzer_gil_plugin.c: Update all uses of
+       sm_context * to sm_context &.
+
+2024-07-04  David Malcolm  <dmalc...@redhat.com>
+
+       PR analyzer/115724
+       * c-c++-common/analyzer/error-pr115724.c: New test.
+
+2024-07-04  Jeff Law  <j...@ventanamicro.com>
+
+       * gcc.target/riscv/rvv/base/vcreate.c: Update expected output.
+
+2024-07-04  Tamar Christina  <tamar.christ...@arm.com>
+
+       PR tree-optimization/115537
+       * gcc.dg/vect/pr115537.c: Update flag from neoverse-n1 to neoverse-v1.
+
+2024-07-04  Tamar Christina  <tamar.christ...@arm.com>
+
+       PR c++/115623
+       * g++.dg/vect/vect-novector-pragma_2.cc: New test.
+
+2024-07-04  Siarhei Volkau  <lis8...@gmail.com>
+
+       * gcc.target/arm/thumb1-load-store-64bit.c: Add new test.
+
+2024-07-04  Alfie Richards  <alfie.richa...@arm.com>
+
+       PR target/114890
+       * gcc.target/aarch64/vector_intrinsics_asm.c: Remove xfail.
+
+2024-07-04  Alfie Richards  <alfie.richa...@arm.com>
+
+       * gcc.target/aarch64/vector_intrinsics_asm.c: New test.
+
+2024-07-04  Richard Biener  <rguent...@suse.de>
+
+       PR middle-end/115426
+       * gcc.dg/pr115426.c: New testcase.
+
+2024-07-04  liuhongt  <hongtao....@intel.com>
+
+       PR target/115748
+       * gcc.target/i386/avx512-check.h: Use __builtin_cpu_support
+       instead of __get_cpuid_count.
+
+2024-07-04  Roger Sayle  <ro...@nextmovesoftware.com>
+
+       * gcc.target/i386/xchg-4.c: New test case.
+
+2024-07-04  Hongyu Wang  <hongyu.w...@intel.com>
+
+       * gcc.target/i386/apx-ppx-2.c: New test.
+       * gcc.target/i386/apx-ppx-3.c: Likewise.
+
+2024-07-04  Jason Merrill  <ja...@redhat.com>
+
+       * g++.dg/warn/pr61945.C: Adjust diagnostic.
+
+2024-07-04  Hu, Lin1  <lin1...@intel.com>
+
+       PR tree-optimization/115753
+       * gcc.dg/vect/pr115753-1.c: New test.
+       * gcc.dg/vect/pr115753-2.c: Ditto.
+       * gcc.dg/vect/pr115753-3.c: Ditto.
+
 2024-07-03  Harald Anlauf  <anl...@gmx.de>
 
        PR fortran/115700
diff --git a/libstdc++-v3/ChangeLog b/libstdc++-v3/ChangeLog
index 7bb879b78ab..5c83ecd744e 100644
--- a/libstdc++-v3/ChangeLog
+++ b/libstdc++-v3/ChangeLog
@@ -1,3 +1,8 @@
+2024-07-04  John David Anglin  <dang...@gcc.gnu.org>
+
+       PR libstdc++/98678
+       * testsuite/30_threads/future/members/poll.cc: Skip on hppa*-*-linux*.
+
 2024-06-28  Jonathan Wakely  <jwak...@redhat.com>
 
        PR libstdc++/115585

Reply via email to