https://gcc.gnu.org/g:dff55a5a0e17f202814e432bdcc5917b65292b44

commit r15-1353-gdff55a5a0e17f202814e432bdcc5917b65292b44
Author: GCC Administrator <gccadmin@gcc.gnu.org>
Date:   Sun Jun 16 00:16:34 2024 +0000

    Daily bump.

Diff:
---
 gcc/ChangeLog           | 13 +++++++++++++
 gcc/DATESTAMP           |  2 +-
 gcc/testsuite/ChangeLog | 33 +++++++++++++++++++++++++++++++++
 3 files changed, 47 insertions(+), 1 deletion(-)

diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 37380508f3ff..6bf1de640203 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,16 @@
+2024-06-15  Christoph Müllner  <christoph.muell...@vrull.eu>
+
+       * config/riscv/riscv-target-attr.cc 
(riscv_target_attr_parser::parse_arch):
+       Fix allocation size of buffer.
+       (riscv_process_one_target_attr): Likewise.
+       (riscv_process_target_attr): Likewise.
+
+2024-06-15  Gerald Pfeifer  <ger...@pfeifer.com>
+
+       PR target/69374
+       * doc/install.texi (Specific): Remove pointer to old versions
+       of binutils.
+
 2024-06-14  Andrew MacLeod  <amacl...@redhat.com>
 
        * gimple-range-gori.cc (gori_calc_operands): Do not continue nor
diff --git a/gcc/DATESTAMP b/gcc/DATESTAMP
index c882ae505044..85b77d08b9d2 100644
--- a/gcc/DATESTAMP
+++ b/gcc/DATESTAMP
@@ -1 +1 @@
-20240615
+20240616
diff --git a/gcc/testsuite/ChangeLog b/gcc/testsuite/ChangeLog
index b7bbf3098599..a491999fbb5c 100644
--- a/gcc/testsuite/ChangeLog
+++ b/gcc/testsuite/ChangeLog
@@ -1,3 +1,36 @@
+2024-06-15  Pan Li  <pan2...@intel.com>
+
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-5.c: New test.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-6.c: New test.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-7.c: New test.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-8.c: New test.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-run-5.c: New test.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-run-6.c: New test.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-run-7.c: New test.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-run-8.c: New test.
+
+2024-06-15  Pan Li  <pan2...@intel.com>
+
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-1.c: Leverage
+       the new header file for vector part.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-2.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-3.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-4.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-run-1.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-run-2.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-run-3.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_add-run-4.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-1.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-2.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-3.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-4.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-run-1.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-run-2.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-run-3.c: Ditto.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_u_sub-run-4.c: Ditto.
+       * gcc.target/riscv/sat_arith.h: Move vector part out.
+       * gcc.target/riscv/rvv/autovec/binop/vec_sat_arith.h: New test.
+
 2024-06-14  Jakub Jelinek  <ja...@redhat.com>
 
        * g++.dg/torture/vshuf-mem.C: Add -Wno-psabi to dg-options.

Reply via email to