From: Tsukasa OI <research_tra...@irq.a4lg.com>
We have the 'V' extension (RVV), not SVE from AArch64.
gcc/ChangeLog:
* config/riscv/riscv-vector-builtins.cc
(builtin_decl, expand_builtin): Replace SVE with RVV.
---
gcc/config/riscv/riscv-vector-builtins.cc | 4 ++--
1 file changed, 2 insertions(+), 2 deletions(-)
diff --git a/gcc/config/riscv/riscv-vector-builtins.cc
b/gcc/config/riscv/riscv-vector-builtins.cc
index 5318651138ae..5d4dc264fa61 100644
--- a/gcc/config/riscv/riscv-vector-builtins.cc
+++ b/gcc/config/riscv/riscv-vector-builtins.cc
@@ -4172,7 +4172,7 @@ builtin_decl (unsigned int code, bool)
return (*registered_functions)[code]->decl;
}
-/* Attempt to fold STMT, given that it's a call to the SVE function
+/* Attempt to fold STMT, given that it's a call to the RVV function
with subcode CODE. Return the new statement on success and null
on failure. Insert any other new statements at GSI. */
gimple *
@@ -4192,7 +4192,7 @@ expand_builtin (unsigned int code, tree exp, rtx target)
return function_expander (rfn.instance, rfn.decl, exp, target).expand ();
}
-/* Perform any semantic checks needed for a call to the SVE function
+/* Perform any semantic checks needed for a call to the RVV function
with subcode CODE, such as testing for integer constant expressions.
The call occurs at location LOCATION and has NARGS arguments,
given by ARGS. FNDECL is the original function decl, before
base-commit: f45cca26263c3563e9db15e0ba64d4a114316808
--
2.42.0
