Hi Christoph,
Thanks for the report, It seems we're really inconsistent with lane index
endianness on arm, patch is going through
Final bootstrap and regtesting to send out. With the AArch64 patch this should
take care of all big-endian issues.
I'm hoping to fix the endianness stuff for Arm in GCC 10 so they're more
aligned with AArch64.
Thanks,
Tamar
-----Original Message-----
From: Christophe Lyon <christophe.l...@linaro.org>
Sent: Monday, January 14, 2019 1:46 PM
To: Tamar Christina <tamar.christ...@arm.com>
Cc: gcc-patches@gcc.gnu.org; nd <n...@arm.com>; Ramana Radhakrishnan
<ramana.radhakrish...@arm.com>; Richard Earnshaw <richard.earns...@arm.com>;
ni...@redhat.com; Kyrylo Tkachov <kyrylo.tkac...@arm.com>
Subject: Re: [committed][PATCH][GCC][testsuite][Arm] fix testism, add required
option after require.
Hi Tamar,
On Fri, 11 Jan 2019 at 15:22, Tamar Christina <tamar.christ...@arm.com> wrote:
>
> Hi All,
>
> The test declared the fp16 requirement, but didn't add the options
> causing it to fail when the target doesn't have it on by default.
>
> Bootstrapped Regtested on arm-none-Linux-gnueabihf and no issues.
>
> committed under the gcc obvious rules.
>
> Thanks,
> Tamar
>
> gcc/testsuite/ChangeLog:
>
> 2019-01-11 Tamar Christina <tamar.christ...@arm.com>
>
> * gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c: Require
> neon
> and add options.
>
Thanks for this patch.
However, the scan-assembler-times part of the test still fail on armeb:
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\td[0-9]+, d[0-9]+, d[0-9]+\\[0\\], #0
3
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\td[0-9]+, d[0-9]+, d[0-9]+\\[0\\],
#180 3
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\td[0-9]+, d[0-9]+, d[0-9]+\\[0\\],
#270 3
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\td[0-9]+, d[0-9]+, d[0-9]+\\[0\\], #90
3
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\td[0-9]+, d[0-9]+, d[0-9]+\\[1\\], #0
1
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\td[0-9]+, d[0-9]+, d[0-9]+\\[1\\],
#180 1
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\td[0-9]+, d[0-9]+, d[0-9]+\\[1\\],
#270 1
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\td[0-9]+, d[0-9]+, d[0-9]+\\[1\\], #90
1
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\tq[0-9]+, q[0-9]+, d[0-9]+\\[0\\], #0
3
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\tq[0-9]+, q[0-9]+, d[0-9]+\\[0\\],
#180 3
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\tq[0-9]+, q[0-9]+, d[0-9]+\\[0\\],
#270 3
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\tq[0-9]+, q[0-9]+, d[0-9]+\\[0\\], #90
3
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\tq[0-9]+, q[0-9]+, d[0-9]+\\[1\\], #0
1
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\tq[0-9]+, q[0-9]+, d[0-9]+\\[1\\],
#180 1
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\tq[0-9]+, q[0-9]+, d[0-9]+\\[1\\],
#270 1
gcc.target/aarch64/advsimd-intrinsics/vector-complex_f16.c -O0
scan-assembler-times vcmla.f16\\tq[0-9]+, q[0-9]+, d[0-9]+\\[1\\], #90
1
But you are probably already aware of that.
Christophe
> --
