> No RISC architecture can store directly to MEM, so the expected RTL in > g++.dg/init/vbase1.C is wrong. I am adding XFAIL for PowerPC. This > probably should be disabled for ARM and other RISC architectures.
Some of them can store 0 directly to MEM though, for example SPARC. -- Eric Botcazou
