https://gcc.gnu.org/g:186da9c762467090e330d1195a1a3ea8b01aec46

commit 186da9c762467090e330d1195a1a3ea8b01aec46
Author: Michael Meissner <[email protected]>
Date:   Tue Mar 3 22:50:20 2026 -0500

    Fix merge issue
    
    gcc/
    
    2026-03-03  Michael Meissner <[email protected]>
    
            * config/rs6000/mma.md (vsx_assemble_pair): Delete 2nd insn created 
via
            merge error.

Diff:
---
 gcc/config/rs6000/mma.md | 13 -------------
 1 file changed, 13 deletions(-)

diff --git a/gcc/config/rs6000/mma.md b/gcc/config/rs6000/mma.md
index d1f12ca829a9..e4e613c55bf7 100644
--- a/gcc/config/rs6000/mma.md
+++ b/gcc/config/rs6000/mma.md
@@ -395,19 +395,6 @@
    (set_attr "length" "*,*,16,*,*,*")
    (set_attr "max_prefixed_insns" "2,2,*,*,*,*")])
 
-(define_expand "vsx_assemble_pair"
-  [(match_operand:OO 0 "vsx_register_operand")
-   (match_operand:V16QI 1 "mma_assemble_input_operand")
-   (match_operand:V16QI 2 "mma_assemble_input_operand")]
-  "TARGET_MMA"
-{
-  rs6000_split_multireg_move (operands[0], operands[1]);
-  DONE;
-}
-  [(set_attr "type" "vecload,vecstore,veclogical,mma,mma,mma")
-   (set_attr "length" "*,*,16,*,*,*")
-   (set_attr "max_prefixed_insns" "2,2,*,*,*,*")])
-
 ;; We cannot update the two output registers atomically, so mark the output
 ;; as an early clobber so we don't accidentally clobber the input operands.  */

Reply via email to