The branch 'aoliva/heads/testbase' was updated to point to:

 e1009b3de2d0... VN: Don't recurse on for the same value of `a != 0` [PR1178

It previously pointed to:

 70f7c603da67... ifcombine: avoid unsound forwarder-enabled combinations [PR

Diff:

Summary of changes (added commits):
-----------------------------------

  e1009b3... VN: Don't recurse on for the same value of `a != 0` [PR1178 (*)
  24949e6... gimple-lim: Reuse boolean var when moving PHI (*)
  e0ffe66... testsuite: Fix aarch64/sve/acle/general-c/gnu_vectors_[12]. (*)
  8491723... testsuite: Fix aarch64/sve/acle/general-c++/gnu_vectors_[12 (*)
  b996304... testsuite: Fix sve-sizeless-[12].C for C++98 (*)
  86b0750... testsuite: Fix sve-sizeless-[12].C for aggregate change (*)
  99d1fcf... testsuite: Fix another issue with sve-sizeless-[12].C (*)
  cdcc938... testsuite: Fix part of sve-sizeless-2.c (*)
  e4c1b3d... [PATCH v3] zero_extend(not) -> xor optimization [PR112398] (*)
  ff5e235... Daily bump. (*)
  abed480... libstdc++: Improve new testcase for std::optional assignmen (*)
  c2c7d71... libstdc++: Fix constraints on std::optional converting assi (*)
  91f4550... libstdc++: Move std::monostate to <utility> for C++26 (P047 (*)
  0598e2f... libstdc++: Improve test for <utility> synopsis (*)
  2ae0566... Support for 64-bit location_t: Internal parts (*)
  8cc9d27... Support for 64-bit location_t: toplev parts (*)
  9bba906... Support for 64-bit location_t: Backend parts (*)
  abea0db... gimplify: Handle void expression as asm input [PR100501, PR (*)
  5297795... Write S_INLINESITE CodeView symbols (*)
  65b5c4a... Write S_INLINEELINES CodeView subsection (*)
  e908efb... Don't output CodeView line numbers for inlined functions (*)
  4ed1898... Add block parameter to begin_block debug hook (*)
  214985f... AVR: ad target/84211 - Split MOVW into MOVs in try_split_an (*)
  6bebb3b... strlen: Handle vector CONSTRUCTORs [PR117057] (*)
  f089ef8... openmp: Add crtoffloadtableS.o and use it [PR117851] (*)
  cd107c1... LoongArch: Mask shift offset when emit {xv, v}{srl, sll, sr (*)
  4ad1c87... LoongArch: testsuite: Fix l{a}sx-andn-iorn.c. (*)
  4f650ef... LoongArch: testsuite: Fix loongarch/vect-frint-scalar.c. (*)
  1539bcd... c: Set attributes for fields when forming a composite type  (*)
  1701efd... gimplefe: Error recovery for invalid declarations [PR117749 (*)
  eb9f1ba... ext-dce: Fix SIGN_EXTEND handling and cleanups [PR117360] (*)
  cc67d95... c++: Implement C++26 P3176R1 - The Oxford variadic comma (*)
  20dcb79... Daily bump. (*)
  bc35976... Rename "libdiagnostics" to "libgdiagnostics" (*)
  b02b9e8... AVR: Skip the gcc.c-torture/execute/memcpy-a*.c tests. (*)
  f8f5732... libbacktrace: use WIN32_LEAN_AND_MEAN, not WIN32_MEAN_AND_L (*)
  ed712cf... compiler: increase buffer size to avoid warning (*)
  1a1ac4f... AVR: Fix some coding rule nits and typos. (*)
  4c46ad7... aarch64: Add attributes to the data intrinsics. (*)
  5034cec... aarch64: add attributes to the prefetch_builtins (*)
  b35f9c2... aarch64: Fix up flags for vget_low_*, vget_high_* and vrein (*)
  af974df... aarch64: Mark __builtin_aarch64_im_lane_boundsi as leaf and (*)
  e79583c... [PR117770][LRA]: Check hard regs corresponding insn operand (*)
  75ade61... AVR: target/117681 - Set UNWIND_WORD_MODE to Pmode. (*)
  d833114... AVR: target/117726 - Better optimize shifts. (*)
  f3ee8bc... aarch64: Fix build failure due to missing header (*)
  f42fd8e... arm, mve: Detect uses of vctp_vpr_generated inside subregs (*)
  15bd625... arm, mve: Pass -std=c99 to dlstp-loop-form.c to avoid new w (*)
  cf75f86... arm, mve: Fix scan-assembler for test7 in dlstp-compile-asm (*)
  74eb357... [PATCH v7 03/12] RISC-V: Add CRC expander to generate faste (*)
  fe29b03... RISC-V: Add intrinsics testcases for SiFive Xsfvqmaccqoq/do (*)
  356bfe8... RISC-V: Add intrinsics support for SiFive Xsfvqmaccqoq/dod  (*)
  b6a5139... c: Correct type compatibility for bit-fields [PR117828] (*)
  5b0e4ed... AArch64: Suppress default options when march or mcpu used i (*)
  7028b1b... aarch64: Add ISA requirements to some SVE/SME md comments (*)
  441f8d6... aarch64: add SVE2 FP8DOT2 and FP8DOT4 intrinsics (*)
  5382040... aarch64: add SVE2 FP8 multiply accumulate intrinsics (*)
  75c3a5c... aarch64: add svcvt* FP8 intrinsics (*)
  4936599... aarch64: specify fpm mode in function instances and groups (*)
  dfa7868... aarch64: Add basic svmfloat8_t support to arm_sve.h (*)
  a54aa75... tree-optimization/115438 - SLP reduction vect vs. bwaves (*)
  b5df3ee... cp: Fix another assumption in the FE about constant vector  (*)
  6338716... aarch64: Update SVE ACLE tests (*)
  91fb1da... aarch64: Add testcase for C/C++ ops on SVE ACLE types. (*)
  17b520a... c: Fix constructor bounds checking for VLA and construct VL (*)
  4f593db... gimple: Handle variable-sized vectors in BIT_FIELD_REF (*)
  47fa008... c: Range-check indexing of SVE ACLE vectors (*)
  761cf60... aarch64: Make C/C++ operations possible on SVE ACLE types. (*)
  65df27b... aarch64: Fix ACLE macro __ARM_FEATURE_SVE_VECTOR_OPERATORS (*)
  5a6af70... aarch64: add ACLE macro _CHKFEAT_GCS (*)
  a31f66a... testsuite: Add check vect_unpack for pr117776.cc [PR117844] (*)
  610ef3e... MAINTAINERS: Add myself to write after approval (*)
  f93059c... gimple-fold: Fix up type_has_padding_at_level_p [PR117065] (*)
  f7bbdf7... __builtin_prefetch fixes [PR117608] (*)
  48b7274... fortran: Add default to switch in gfc_trans_transfer [PR117 (*)

(*) This commit already exists in another branch.
    Because the reference `refs/users/aoliva/heads/testbase' matches
    your hooks.email-new-commits-only configuration,
    no separate email is sent for this commit.

Reply via email to