https://gcc.gnu.org/bugzilla/show_bug.cgi?id=107723
--- Comment #3 from Kevin Lee <kevinl at rivosinc dot com> ---
aarch64 also produces
ceil1:
fcvtps x0, d0
ret
Since it has been changed to middle-end, I'll delete riscv as the target
