https://gcc.gnu.org/bugzilla/show_bug.cgi?id=97205
SRINATH PARVATHANENI <sripar01 at gcc dot gnu.org> changed:
What |Removed |Added
----------------------------------------------------------------------------
CC| |bernd.edlinger at hotmail dot
de,
| |rguenth at gcc dot gnu.org
--- Comment #1 from SRINATH PARVATHANENI <sripar01 at gcc dot gnu.org> ---
On bisecting I found the following patch is causing the ICE.
70cdb21e579191fe9f0f1d45e328908e59c0179e is the first bad commit
commit 70cdb21e579191fe9f0f1d45e328908e59c0179e
Author: Bernd Edlinger <[email protected]>
Date: Wed Aug 28 10:18:23 2019 +0000
expr.c (expand_assignment): Handle misaligned DECLs.
2019-09-28 Bernd Edlinger <[email protected]>
Richard Biener <[email protected]>
* expr.c (expand_assignment): Handle misaligned DECLs.
(expand_expr_real_1): Handle FUNCTION_DECL as unaligned.
* function.c (assign_parm_adjust_stack_rtl): Check movmisalign optab
too.
(assign_parm_setup_stack): Allocate properly aligned stack slots.
* varasm.c (build_constant_desc): Align constants of misaligned types.
* config/arm/predicates.md (aligned_operand): New predicate.
* config/arm/arm.md (movdi, movsi, movhi, movhf, movsf, movdf): Use
aligned_operand to check restrictions on memory addresses.
* config/arm/neon.md (movti, mov<VSTRUCT>, mov<VH>): Likewise.
* config/arm/vec-common.md (mov<VALL>): Likewise.
Co-Authored-By: Richard Biener <[email protected]>
