[Bug rtl-optimization/95696] regrename creates overlapping register allocations for vliw

[zhongyunde at tom dot com]

https://gcc.gnu.org/bugzilla/show_bug.cgi?id=95696

zhongyunde at tom dot com <zhongyunde at tom dot com> changed:

           What    |Removed                     |Added
----------------------------------------------------------------------------
                 CC|                            |zhongyunde at tom dot com

--- Comment #1 from zhongyunde at tom dot com <zhongyunde at tom dot com> ---
Created attachment 48739
  --> https://gcc.gnu.org/bugzilla/attachment.cgi?id=48739&action=edit
Step 7: Close chains for registers that were never really used delayed at the
end of vliw

I make a patch, please help to review, tks.