An ARM does not have such logic and will suffer cache miss after cache
miss.
Nonetheless the count of word transfers form memory to/from the cache
would be smaller with packed records which might result in a lot faster
execution (of course depending on the layout of the record, speed of the
memory, speed of the processor, type of operations done with the
records, ...)
-Michael
_______________________________________________
fpc-devel maillist - fpc-devel@lists.freepascal.org
http://lists.freepascal.org/mailman/listinfo/fpc-devel
