VCHI messages between the CPU and firmware use 32-bit
bus addresses. Explicitly set the DMA mask and coherent
on all platforms.

Signed-off-by: Michael Zoran <mzo...@crowfest.net>
---
 .../staging/vc04_services/interface/vchiq_arm/vchiq_2835_arm.c   | 9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/drivers/staging/vc04_services/interface/vchiq_arm/vchiq_2835_arm.c 
b/drivers/staging/vc04_services/interface/vchiq_arm/vchiq_2835_arm.c
index a5afcc5..ba77fd8 100644
--- a/drivers/staging/vc04_services/interface/vchiq_arm/vchiq_2835_arm.c
+++ b/drivers/staging/vc04_services/interface/vchiq_arm/vchiq_2835_arm.c
@@ -97,6 +97,15 @@ int vchiq_platform_init(struct platform_device *pdev, 
VCHIQ_STATE_T *state)
        int slot_mem_size, frag_mem_size;
        int err, irq, i;
 
+       /*
+        * VCHI messages between the CPU and firmware use
+        * 32-bit bus addresses.
+        */
+       err = dma_set_mask_and_coherent(dev, DMA_BIT_MASK(32));
+
+       if (err < 0)
+               return err;
+
        (void)of_property_read_u32(dev->of_node, "cache-line-size",
                                   &g_cache_line_size);
        g_fragments_size = 2 * g_cache_line_size;
-- 
2.10.1

_______________________________________________
devel mailing list
de...@linuxdriverproject.org
http://driverdev.linuxdriverproject.org/mailman/listinfo/driverdev-devel

Reply via email to