Add the nodes necessary for the display pipeline on i.MX94: * LVDS/DISPLAY CSR; * clock-ldb-pll-div7 needed by DCIF and LDB; * Display controller interface (DCIF); * LVDS display bridge (LDB);
Co-developed-by: Peng Fan <[email protected]> Signed-off-by: Peng Fan <[email protected]> Signed-off-by: Laurentiu Palcu <[email protected]> --- arch/arm64/boot/dts/freescale/imx94.dtsi | 82 ++++++++++++++++++++++++++++++++ 1 file changed, 82 insertions(+) diff --git a/arch/arm64/boot/dts/freescale/imx94.dtsi b/arch/arm64/boot/dts/freescale/imx94.dtsi index a6cb5a6e848b3..95d862682703c 100644 --- a/arch/arm64/boot/dts/freescale/imx94.dtsi +++ b/arch/arm64/boot/dts/freescale/imx94.dtsi @@ -3,6 +3,7 @@ * Copyright 2024-2025 NXP */ +#include <dt-bindings/clock/nxp,imx94-clock.h> #include <dt-bindings/dma/fsl-edma.h> #include <dt-bindings/gpio/gpio.h> #include <dt-bindings/input/input.h> @@ -39,6 +40,15 @@ clk_ext1: clock-ext1 { clock-output-names = "clk_ext1"; }; + clk_ldb_pll_div7: clock-ldb-pll-div7 { + compatible = "fixed-factor-clock"; + #clock-cells = <0>; + clocks = <&scmi_clk IMX94_CLK_LDBPLL>; + clock-div = <7>; + clock-mult = <1>; + clock-output-names = "ldb_pll_div7"; + }; + sai1_mclk: clock-sai1-mclk1 { compatible = "fixed-clock"; #clock-cells = <0>; @@ -1305,6 +1315,78 @@ wdog4: watchdog@49230000 { }; }; + dispmix_csr: syscon@4b010000 { + compatible = "nxp,imx94-display-csr", "syscon"; + reg = <0x0 0x4b010000 0x0 0x10000>; + clocks = <&scmi_clk IMX94_CLK_DISPAPB>; + #clock-cells = <1>; + power-domains = <&scmi_devpd IMX94_PD_DISPLAY>; + assigned-clocks = <&scmi_clk IMX94_CLK_DISPAXI>, + <&scmi_clk IMX94_CLK_DISPAPB>; + assigned-clock-parents = <&scmi_clk IMX94_CLK_SYSPLL1_PFD1>, + <&scmi_clk IMX94_CLK_SYSPLL1_PFD1_DIV2>; + assigned-clock-rates = <400000000>, <133333333>; + }; + + lvds_csr: syscon@4b0c0000 { + compatible = "nxp,imx94-lvds-csr", "syscon"; + reg = <0x0 0x4b0c0000 0x0 0x10000>; + #address-cells = <1>; + #size-cells = <1>; + clocks = <&scmi_clk IMX94_CLK_DISPAPB>; + #clock-cells = <1>; + power-domains = <&scmi_devpd IMX94_PD_DISPLAY>; + + ldb: ldb@4 { + compatible = "fsl,imx94-ldb"; + reg = <0x4 0x4>, <0x8 0x4>; + reg-names = "ldb", "lvds"; + clocks = <&lvds_csr IMX94_CLK_DISPMIX_LVDS_CLK_GATE>; + clock-names = "ldb"; + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + lvds_in: endpoint { + remote-endpoint = <&dcif_out>; + }; + }; + + port@1 { + reg = <1>; + }; + }; + }; + }; + + dcif: display-controller@4b120000 { + compatible = "nxp,imx94-dcif"; + reg = <0x0 0x4b120000 0x0 0x300000>; + interrupts = <GIC_SPI 377 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 378 IRQ_TYPE_LEVEL_HIGH>, + <GIC_SPI 379 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "common", "bg_layer", "fg_layer"; + clocks = <&scmi_clk IMX94_CLK_DISPAPB>, + <&scmi_clk IMX94_CLK_DISPAXI>, + <&dispmix_csr IMX94_CLK_DISPMIX_CLK_SEL>; + clock-names = "apb", "axi", "pix"; + assigned-clocks = <&dispmix_csr IMX94_CLK_DISPMIX_CLK_SEL>; + assigned-clock-parents = <&clk_ldb_pll_div7>; + power-domains = <&scmi_devpd IMX94_PD_DISPLAY>; + status = "disabled"; + + port { + dcif_out: endpoint { + remote-endpoint = <&lvds_in>; + }; + }; + }; + hsio_blk_ctl: syscon@4c0100c0 { compatible = "nxp,imx95-hsio-blk-ctl", "syscon"; reg = <0x0 0x4c0100c0 0x0 0x1>; -- 2.51.0
