On 02.05.23 03:07, Adam Ford wrote:
> From: Lucas Stach <l.st...@pengutronix.de>
> 
> Scale the blanking packet sizes to match the ratio between HS clock
> and DPI interface clock. The controller seems to do internal scaling
> to the number of active lanes, so we don't take those into account.
> 
> Signed-off-by: Lucas Stach <l.st...@pengutronix.de>
> Signed-off-by: Adam Ford <aford...@gmail.com>
> Tested-by: Chen-Yu Tsai <we...@chromium.org>

Tested-by: Frieder Schrempf <frieder.schre...@kontron.de>

Reply via email to