[PATCH v5 2/4] drm/bridge: ti-sn65dsi86: Reject modes with too large blanking

[Tomi Valkeinen]

From: Tomi Valkeinen <tomi.valkeinen+rene...@ideasonboard.com>

The blanking related registers are 8 bits, so reject any modes
with larger blanking periods.

Signed-off-by: Tomi Valkeinen <tomi.valkeinen+rene...@ideasonboard.com>
---
 drivers/gpu/drm/bridge/ti-sn65dsi86.c | 23 +++++++++++++++++++++++
 1 file changed, 23 insertions(+)

diff --git a/drivers/gpu/drm/bridge/ti-sn65dsi86.c 
b/drivers/gpu/drm/bridge/ti-sn65dsi86.c
index ba84215c1511..f085a037ff5b 100644
--- a/drivers/gpu/drm/bridge/ti-sn65dsi86.c
+++ b/drivers/gpu/drm/bridge/ti-sn65dsi86.c
@@ -752,6 +752,29 @@ ti_sn_bridge_mode_valid(struct drm_bridge *bridge,
        if (mode->clock > 594000)
                return MODE_CLOCK_HIGH;
 
+       /*
+        * The blanking related registers are 8 bits, so reject any modes
+        * with larger blanking periods.
+        */
+
+       if ((mode->hsync_start - mode->hdisplay) > 0xff)
+               return MODE_HBLANK_WIDE;
+
+       if ((mode->vsync_start - mode->vdisplay) > 0xff)
+               return MODE_VBLANK_WIDE;
+
+       if ((mode->hsync_end - mode->hsync_start) > 0xff)
+               return MODE_HSYNC_WIDE;
+
+       if ((mode->vsync_end - mode->vsync_start) > 0xff)
+               return MODE_VSYNC_WIDE;
+
+       if ((mode->htotal - mode->hsync_end) > 0xff)
+               return MODE_HBLANK_WIDE;
+
+       if ((mode->vtotal - mode->vsync_end) > 0xff)
+               return MODE_VBLANK_WIDE;
+
        return MODE_OK;
 }
 
-- 
2.34.1