Hi Terry,
> > But that seems to contradict with https://pinout.xyz/pinout/spi which
> > shows
> >
> > SPI0: SCLK MOSI MISO CE0 CE1
> > SPI1: SCLK MOSI MISO CE0 CE1 CE2
>
> The Pi Zero can have two busses with two chip selects on the default
> SPI0 and three on SPI1.
...
> On top of that the driver would need to be enhanced. As delivered I
> believe it only supports SPI0 and one chip select, so I would have to
> add code to support this plus code for SPI1 and three chip selects.
OLED_Driver.py pulls in DEV_Config.py which does ‘import spidev’ which
is a veneer over the spidev Linux kernel SPI driver. As long as that
driver supports whatever SPI buses have been enabled on the Pi, then
I think OLED_Driver.py would just need changing so
SPI = spidev.SpiDev(0, 0)
instead allowed the bus and device to be altered from 0 and 0.
Here's a bit of background on enabling more SPI buses, including the
possible clashing of functions on the same header pin.
https://blog.stabel.family/raspberry-pi-4-multiple-spis-and-the-device-tree/
I expect something similar is possible with the Zero, with fewer buses.
--
Cheers, Ralph.
--
Next meeting: Online, Jitsi, Tuesday, 2020-09-01 20:00
Check to whom you are replying
Meetings, mailing list, IRC, ... http://dorset.lug.org.uk
New thread, don't hijack: mailto:dorset@mailman.lug.org.uk
