Hi, I am trying to understand the data flow in the FPGA. I am trying to understand the Architecture and aemb firmware program control flow. Which one is the top level firmware "C" file. How it gets data from ADC. How it interacts with the UART etc.Please let me know some details on it. Thanks JS
_______________________________________________ Discuss-gnuradio mailing list Discuss-gnuradio@gnu.org http://lists.gnu.org/mailman/listinfo/discuss-gnuradio
