There are a couple of different targets that output something so similar to C 
(e.g. CUDA, OpenCL) that some some of the functionality was extracted into a 
common superclass, `CodeGenC`. When you specify `target="c"`, it uses 
`CodeGenCHost` in `codegen_c_host.cc`. You might look at that for more guidance.

Note that with microTVM we need to use `tir.disable_vectorize` option to avoid 
generating such `int3` types.

I think the previous warnings that this might not generate fully-optimized code 
in some situations is correct.





---
[Visit 
Topic](https://discuss.tvm.apache.org/t/generate-native-c-code-from-tvm-ir/11792/4)
 to respond.

You are receiving this because you enabled mailing list mode.

To unsubscribe from these emails, [click 
here](https://discuss.tvm.apache.org/email/unsubscribe/88bfd7d8e83be57ea252aa7dadc7830a19ae1f0af5f8f8dda39adad0d5061cc1).

Reply via email to