Zhi,
With your patch,
1. SMM entry(code) and SmmSaveState region (data) are changed to correct paging
attributes.
2. FlushTlb() is removed after the changing.
3. FlushTlb() is updated to flush in parallel.
My concern is about #2. Can you explain a bit why FlushTlb() can be removed
after changing paging attributes in #1?
Thanks,
Ray
> -----Original Message-----
> From: devel@edk2.groups.io <devel@edk2.groups.io> On Behalf Of Jin, Zhi
> Sent: Friday, January 5, 2024 10:04 AM
> To: devel@edk2.groups.io
> Cc: Jin, Zhi <zhi....@intel.com>; Ni, Ray <ray...@intel.com>; Laszlo Ersek
> <ler...@redhat.com>; Kumar, Rahul R <rahul.r.ku...@intel.com>; Gerd
> Hoffmann <kra...@redhat.com>; Wu, Jiaxin <jiaxin...@intel.com>
> Subject: [edk2-devel] [PATCH 1/1] UefiCpuPkg/PiSmmCpuDxeSmm: Optimize
> PatchSmmSaveStateMap and FlushTlbForAll
>
> PatchSmmSaveStateMap patches the SMM entry (code) and SmmSaveState
> region (data) for each core, which can be improved to flush TLB once
> after all the memory entries have been patched.
> FlushTlbForAll flushes TLB for each core in serial, which can be
> improved to flush TLB in parrallel.
>
> Cc: Ray Ni <ray...@intel.com>
> Cc: Laszlo Ersek <ler...@redhat.com>
> Cc: Rahul Kumar <rahul1.ku...@intel.com>
> Cc: Gerd Hoffmann <kra...@redhat.com>
> Cc: Jiaxin Wu <jiaxin...@intel.com>
> Signed-off-by: Zhi Jin <zhi....@intel.com>
> ---
> .../PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c | 95
> ++++++++++++-------
> 1 file changed, 63 insertions(+), 32 deletions(-)
>
> diff --git a/UefiCpuPkg/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c
> b/UefiCpuPkg/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c
> index 15f998e501..d4066436f5 100644
> --- a/UefiCpuPkg/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c
> +++ b/UefiCpuPkg/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c
> @@ -547,17 +547,14 @@ FlushTlbForAll (
> VOID
> )
> {
> - UINTN Index;
> -
> FlushTlbOnCurrentProcessor (NULL);
> -
> - for (Index = 0; Index < gSmst->NumberOfCpus; Index++) {
> - if (Index != gSmst->CurrentlyExecutingCpu) {
> - // Force to start up AP in blocking mode,
> - SmmBlockingStartupThisAp (FlushTlbOnCurrentProcessor, Index, NULL);
> - // Do not check return status, because AP might not be present in some
> corner cases.
> - }
> - }
> + InternalSmmStartupAllAPs (
> + (EFI_AP_PROCEDURE2)FlushTlbOnCurrentProcessor,
> + 0,
> + NULL,
> + NULL,
> + NULL
> + );
> }
>
> /**
> @@ -799,71 +796,105 @@ PatchSmmSaveStateMap (
> UINTN TileCodeSize;
> UINTN TileDataSize;
> UINTN TileSize;
> + UINTN PageTableBase;
>
> - TileCodeSize = GetSmiHandlerSize ();
> - TileCodeSize = ALIGN_VALUE (TileCodeSize, SIZE_4KB);
> - TileDataSize = (SMRAM_SAVE_STATE_MAP_OFFSET - SMM_PSD_OFFSET) +
> sizeof (SMRAM_SAVE_STATE_MAP);
> - TileDataSize = ALIGN_VALUE (TileDataSize, SIZE_4KB);
> - TileSize = TileDataSize + TileCodeSize - 1;
> - TileSize = 2 * GetPowerOfTwo32 ((UINT32)TileSize);
> + TileCodeSize = GetSmiHandlerSize ();
> + TileCodeSize = ALIGN_VALUE (TileCodeSize, SIZE_4KB);
> + TileDataSize = (SMRAM_SAVE_STATE_MAP_OFFSET - SMM_PSD_OFFSET) +
> sizeof (SMRAM_SAVE_STATE_MAP);
> + TileDataSize = ALIGN_VALUE (TileDataSize, SIZE_4KB);
> + TileSize = TileDataSize + TileCodeSize - 1;
> + TileSize = 2 * GetPowerOfTwo32 ((UINT32)TileSize);
> + PageTableBase = AsmReadCr3 () & PAGING_4K_ADDRESS_MASK_64;
>
> DEBUG ((DEBUG_INFO, "PatchSmmSaveStateMap:\n"));
> for (Index = 0; Index < mMaxNumberOfCpus - 1; Index++) {
> //
> // Code
> //
> - SmmSetMemoryAttributes (
> + ConvertMemoryPageAttributes (
> + PageTableBase,
> + mPagingMode,
> mCpuHotPlugData.SmBase[Index] + SMM_HANDLER_OFFSET,
> TileCodeSize,
> - EFI_MEMORY_RO
> + EFI_MEMORY_RO,
> + TRUE,
> + NULL
> );
> - SmmClearMemoryAttributes (
> + ConvertMemoryPageAttributes (
> + PageTableBase,
> + mPagingMode,
> mCpuHotPlugData.SmBase[Index] + SMM_HANDLER_OFFSET,
> TileCodeSize,
> - EFI_MEMORY_XP
> + EFI_MEMORY_XP,
> + FALSE,
> + NULL
> );
>
> //
> // Data
> //
> - SmmClearMemoryAttributes (
> + ConvertMemoryPageAttributes (
> + PageTableBase,
> + mPagingMode,
> mCpuHotPlugData.SmBase[Index] + SMM_HANDLER_OFFSET +
> TileCodeSize,
> TileSize - TileCodeSize,
> - EFI_MEMORY_RO
> + EFI_MEMORY_RO,
> + FALSE,
> + NULL
> );
> - SmmSetMemoryAttributes (
> + ConvertMemoryPageAttributes (
> + PageTableBase,
> + mPagingMode,
> mCpuHotPlugData.SmBase[Index] + SMM_HANDLER_OFFSET +
> TileCodeSize,
> TileSize - TileCodeSize,
> - EFI_MEMORY_XP
> + EFI_MEMORY_XP,
> + TRUE,
> + NULL
> );
> }
>
> //
> // Code
> //
> - SmmSetMemoryAttributes (
> + ConvertMemoryPageAttributes (
> + PageTableBase,
> + mPagingMode,
> mCpuHotPlugData.SmBase[mMaxNumberOfCpus - 1] +
> SMM_HANDLER_OFFSET,
> TileCodeSize,
> - EFI_MEMORY_RO
> + EFI_MEMORY_RO,
> + TRUE,
> + NULL
> );
> - SmmClearMemoryAttributes (
> + ConvertMemoryPageAttributes (
> + PageTableBase,
> + mPagingMode,
> mCpuHotPlugData.SmBase[mMaxNumberOfCpus - 1] +
> SMM_HANDLER_OFFSET,
> TileCodeSize,
> - EFI_MEMORY_XP
> + EFI_MEMORY_XP,
> + FALSE,
> + NULL
> );
>
> //
> // Data
> //
> - SmmClearMemoryAttributes (
> + ConvertMemoryPageAttributes (
> + PageTableBase,
> + mPagingMode,
> mCpuHotPlugData.SmBase[mMaxNumberOfCpus - 1] +
> SMM_HANDLER_OFFSET + TileCodeSize,
> SIZE_32KB - TileCodeSize,
> - EFI_MEMORY_RO
> + EFI_MEMORY_RO,
> + FALSE,
> + NULL
> );
> - SmmSetMemoryAttributes (
> + ConvertMemoryPageAttributes (
> + PageTableBase,
> + mPagingMode,
> mCpuHotPlugData.SmBase[mMaxNumberOfCpus - 1] +
> SMM_HANDLER_OFFSET + TileCodeSize,
> SIZE_32KB - TileCodeSize,
> - EFI_MEMORY_XP
> + EFI_MEMORY_XP,
> + TRUE,
> + NULL
> );
> }
>
> --
> 2.39.2
>
>
>
>
>
-=-=-=-=-=-=-=-=-=-=-=-
Groups.io Links: You receive all messages sent to this group.
View/Reply Online (#113206): https://edk2.groups.io/g/devel/message/113206
Mute This Topic: https://groups.io/mt/103535844/21656
Group Owner: devel+ow...@edk2.groups.io
Unsubscribe:
https://edk2.groups.io/g/devel/leave/9847357/21656/1706620634/xyzzy
[arch...@mail-archive.com]
-=-=-=-=-=-=-=-=-=-=-=-
