currently it is signaled in both API/Dispatch mode.

-----Original Message-----
From: Ni, Ray <ray...@intel.com> 
Sent: Tuesday, June 13, 2023 10:15 PM
To: Chang, Hunter <hunter.ch...@intel.com>; devel@edk2.groups.io
Cc: Chaganty, Rangasai V <rangasai.v.chaga...@intel.com>; Oram, Isaac W 
<isaac.w.o...@intel.com>; S, Ashraf Ali <ashraf.al...@intel.com>; Chen, Tina 
<tina.c...@intel.com>; Chen, Arthur G <arthur.g.c...@intel.com>
Subject: RE: [PATCH v1] IntelSiliconPkg: Add gEndOfSiInitPpiGuid definition in 
DEC file

Is this event signaled regardless of FSP API/Dispatch mode?

> -----Original Message-----
> From: Chang, Hunter <hunter.ch...@intel.com>
> Sent: Tuesday, June 13, 2023 8:40 PM
> To: devel@edk2.groups.io
> Cc: Chang, Hunter <hunter.ch...@intel.com>; Ni, Ray 
> <ray...@intel.com>; Chaganty, Rangasai V 
> <rangasai.v.chaga...@intel.com>; Oram, Isaac W 
> <isaac.w.o...@intel.com>; S, Ashraf Ali <ashraf.al...@intel.com>; 
> Chen, Tina <tina.c...@intel.com>; Chen, Arthur G 
> <arthur.g.c...@intel.com>
> Subject: [PATCH v1] IntelSiliconPkg: Add gEndOfSiInitPpiGuid 
> definition in DEC file
> 
> From: Hunter Chang <hunter.ch...@intel.com>
> 
> REF: https://bugzilla.tianocore.org/show_bug.cgi?id=4371
> 
> Add gEndOfSiInitPpiGuid definition in IntelSiliconPkg.dec 
> gEndOfSiInitPpiGuid indicates the end of all of the silicon init.
> Add it to IntellSiliconPkg for AFP improvement.
> 
> Signed-off-by: Hunter Chang <hunter.ch...@intel.com>
> 
> Cc: Ray Ni <ray...@intel.com>
> Cc: Rangasai V Chaganty <rangasai.v.chaga...@intel.com>
> Cc: Isaac Oram <isaac.w.o...@intel.com>
> Cc: Ashraf Ali S <ashraf.al...@intel.com>
> Cc: Tina Chen <tina.c...@intel.com>
> Cc: Arthur Chen <arthur.g.c...@intel.com>
> ---
>  Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec | 1 +
>  1 file changed, 1 insertion(+)
> 
> diff --git a/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec
> b/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec
> index ec8690a8d6..c540ef40ad 100644
> --- a/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec
> +++ b/Silicon/Intel/IntelSiliconPkg/IntelSiliconPkg.dec
> @@ -113,6 +113,7 @@
>    gEdkiiVTdInfoPpiGuid = { 0x8a59fcb3, 0xf191, 0x400c, { 0x97, 0x67, 
> 0x67, 0xaf, 0x2b, 0x25, 0x68, 0x4a } }
> 
>    gEdkiiVTdNullRootEntryTableGuid = { 0x3de0593f, 0x6e3e, 0x4542, { 
> 0xa1, 0xcb, 0xcb, 0xb2, 0xdb, 0xeb, 0xd8, 0xff } }
> 
>    gIntelDieInfoPpiGuid = { 0xF9E45CBF, 0x1E21, 0x434A, { 0x90, 0x88, 
> 0x1D, 0x10, 0x38, 0xF3, 0x68, 0xF2 }}
> 
> +  gEndOfSiInitPpiGuid  = { 0xE2E3D5D1, 0x8356, 0x4F96, { 0x9C, 0x9E, 
> + 0x2E,
> 0xC3, 0x48, 0x1D, 0xEA, 0x88 }}
> 
> 
> 
>  [Protocols]
> 
>    ## Protocols that provide services for the Intel(R) PCH SPI Host 
> Controller Compatibility Interface
> 
> --
> 2.26.2.windows.1



-=-=-=-=-=-=-=-=-=-=-=-
Groups.io Links: You receive all messages sent to this group.
View/Reply Online (#106070): https://edk2.groups.io/g/devel/message/106070
Mute This Topic: https://groups.io/mt/99504366/21656
Group Owner: devel+ow...@edk2.groups.io
Unsubscribe: https://edk2.groups.io/g/devel/unsub [arch...@mail-archive.com]
-=-=-=-=-=-=-=-=-=-=-=-


Reply via email to